25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong> 26568—Rev. 3.02—August 2002<br />

PMULUDQ<br />

Packed Multiply Unsigned Doubleword and<br />

Store Quadword<br />

Multiplies two pairs of 32-bit unsigned integer values in the first and second source<br />

operands and writes the two <strong>64</strong>-bit results in the destination (first source). The first<br />

source/destination operand is an XMM register and the second source operand is<br />

another XMM register or 128-bit memory location. The source operands are in the first<br />

(low-order) and third doublewords of the source operands, and the result of each<br />

multiply is stored in the first and second quadwords of the destination XMM register.<br />

Mnemonic Opcode Description<br />

PMULUDQ xmm1, xmm2/mem128 66 0F F4 /r Multiplies two pairs of 32-bit unsigned integer values in an<br />

XMM register and another XMM register or 128-bit memory<br />

location and writes the two <strong>64</strong>-bit results in the destination<br />

XMM register.<br />

xmm1<br />

xmm2/mem128<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

multiply<br />

multiply<br />

pmuludq-128.eps<br />

Related Instructions<br />

PMADDWD, PMULHUW, PMULHW, PMULLW<br />

rFLAGS Affected<br />

None<br />

MXCSR Flags Affected<br />

None<br />

270 PMULUDQ

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!