25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong> 26568—Rev. 3.02—August 2002<br />

SHUFPD<br />

Shuffle Packed Double-Precision Floating-Point<br />

Moves either of the two packed double-precision floating-point values in the first<br />

source operand to the low-order quadword of the destination (first source) and moves<br />

either of the two packed double-precision floating-point values in the second source<br />

operand to the high-order quadword of the destination. In each case, the value of the<br />

destination quadword is determined by the least-significant two bits in the<br />

immediate-byte operand, as shown in Table 1-7. The first source/destination operand<br />

is an XMM register. The second source operand is another XMM register or 128-bit<br />

memory location.<br />

Mnemonic Opcode Description<br />

SHUFPD xmm1, xmm2/mem128, imm8 66 0F C6 /r ib Shuffles packed double-precision floating-point<br />

values in an XMM register and another XMM<br />

register or 128-bit memory location and puts the<br />

result in the destination XMM register.<br />

xmm1<br />

xmm2/mem128<br />

127 <strong>64</strong> 63 0<br />

127 <strong>64</strong> 63 0<br />

imm8<br />

7 0<br />

mux<br />

mux<br />

shufpd.eps<br />

350 SHUFPD

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!