25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

26568—Rev. 3.02—August 2002<br />

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong><br />

PSRLD<br />

Packed Shift Right Logical Doublewords<br />

Right-shifts each of the packed 32-bit values in the first source operand by the number<br />

of bits specified in the second source operand and writes each shifted value in the<br />

corresponding doubleword of the destination (first source). The first<br />

source/destination and second source operands are:<br />

„ an XMM register and another XMM register or 128-bit memory location, or<br />

„ an XMM register and an immediate byte value.<br />

The high-order bits that are emptied by the shift operation are cleared to 0. If the shift<br />

value is greater than 31, the destination is cleared to 0.<br />

Mnemonic Opcode Description<br />

PSRLD xmm1, xmm2/mem128 66 0F D2 /r Right-shifts packed doublewords in an XMM register by the<br />

amount specified in the low <strong>64</strong> bits of an XMM register or 128-<br />

bit memory location.<br />

PSRLD xmm, imm8 66 0F 72 /2 ib Right-shifts packed doublewords in an XMM register by the<br />

amount specified in an immediate byte value.<br />

.<br />

xmm1<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

.<br />

xmm2/mem128<br />

127 <strong>64</strong> 63 0<br />

shift right<br />

.<br />

.<br />

shift right<br />

.<br />

xmm<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

.<br />

imm8<br />

7 0<br />

shift right<br />

.<br />

.<br />

shift right<br />

psrld-128.eps<br />

PSRLD 299

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!