25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong> 26568—Rev. 3.02—August 2002<br />

CVTPS2PI<br />

Convert Packed Single-Precision Floating-Point<br />

to Packed Doubleword Integers<br />

Converts two packed single-precision floating-point values in the low-order <strong>64</strong> bits of<br />

an XMM register or a <strong>64</strong>-bit memory location to two packed 32-bit signed integers and<br />

writes the converted values in an MMX register.<br />

Mnemonic Opcode Description<br />

CVTPS2PI mmx, xmm/mem<strong>64</strong> 0F 2D /r Converts packed single-precision floating-point values in an XMM<br />

register or <strong>64</strong>-bit memory location to packed doubleword integers in<br />

the destination MMX register.<br />

mmx<br />

xmm/mem<strong>64</strong><br />

63 32 31 0<br />

127 <strong>64</strong> 63 32 31<br />

0<br />

convert<br />

convert<br />

cvtps2pi.eps<br />

If the result of the conversion is an inexact value, the value is rounded as specified by<br />

the rounding control bits (RC) in the MXCSR register. If the floating-point value is a<br />

NaN, infinity, or if the result of the conversion is larger than the maximum signed<br />

doubleword (–2 31 to +2 31 – 1), the instruction returns the 32-bit indefinite integer<br />

value (8000_0000h) when the invalid-operation exception (IE) is masked.<br />

Related Instructions<br />

CVTDQ2PS, CVTPI2PS, CVTPS2DQ, CVTSI2SS, CVTSS2SI, CVTTPS2DQ,<br />

CVTTPS2PI, CVTTSS2SI<br />

rFLAGS Affected<br />

None<br />

<strong>64</strong> CVTPS2PI

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!