25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

26568—Rev. 3.02—August 2002<br />

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong><br />

MOVNTPD<br />

Move Non-Temporal Packed Double-Precision<br />

Floating-Point<br />

Stores two double-precision floating-point XMM register values into a 128-bit memory<br />

location. This instruction indicates to the processor that the data is non-temporal, and<br />

is unlikely to be used again soon. The processor treats the store as a write-combining<br />

(WC) memory write, which minimizes cache pollution. The exact method by which<br />

cache pollution is minimized depends on the hardware implementation of the<br />

instruction. For further information, see “Memory Optimization” in Volume 1.<br />

Mnemonic Opcode Description<br />

MOVNTPD mem128, xmm 66 0F 2B /r Stores two packed double-precision floating-point XMM register<br />

values into a 128-bit memory location, minimizing cache pollution.<br />

mem128<br />

xmm<br />

127 <strong>64</strong> 63 0 127 <strong>64</strong> 63 0<br />

copy<br />

copy<br />

movntpd.eps<br />

MOVNTPD is weakly-ordered with respect to other instructions that operate on<br />

memory. Software should use an SFENCE instruction to force strong memory ordering<br />

of MOVNTPD with respect to other stores.<br />

Related Instructions<br />

MOVNTDQ, MOVNTI, MOVNTPS, MOVNTQ<br />

rFLAGS Affected<br />

None<br />

MXCSR Flags Affected<br />

None<br />

MOVNTPD 171

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!