25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong> 26568—Rev. 3.02—August 2002<br />

PSHUFD<br />

Packed Shuffle Doublewords<br />

Moves any one of the four packed doublewords in an XMM register or 128-bit memory<br />

location to each doubleword in another XMM register. In each case, the value of the<br />

destination doubleword is determined by a two-bit field in the immediate-byte<br />

operand, with bits 0 and 1 selecting the contents of the low-order doubleword, bits 2<br />

and 3 selecting the second doubleword, bits 4 and 5 selecting the third doubleword,<br />

and bits 6 and 7 selecting the high-order doubleword. Refer to Table 1-4 on page 277.<br />

A doubleword in the source operand may be copied to more than one doubleword in<br />

the destination.<br />

Mnemonic Opcode Description<br />

PSHUFD xmm1, xmm2/mem128, imm8 66 0F 70 /r ib Moves packed 32-bit values in an XMM register or<br />

128-bit memory location to doubleword locations<br />

in another XMM register, as selected by the<br />

immediate-byte operand.<br />

xmm1<br />

xmm2/mem128<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

imm8<br />

7 0<br />

mux<br />

mux<br />

mux<br />

mux<br />

pshufd.eps<br />

276 PSHUFD

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!