25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

26568—Rev. 3.02—August 2002<br />

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong><br />

CVTSS2SD<br />

Convert Scalar Single-Precision Floating-Point<br />

to Scalar Double-Precision Floating-Point<br />

Converts a single-precision floating-point value in the low-order 32 bits of an XMM<br />

register or a 32-bit memory location to a double-precision floating-point value and<br />

writes the converted value in the low-order <strong>64</strong> bits of another XMM register. The highorder<br />

<strong>64</strong> bits in the destination XMM register are not modified.<br />

Mnemonic Opcode Description<br />

CVTSS2SD xmm1, xmm2/mem32 F3 0F 5A /r Converts scalar single-precision floating-point value in an<br />

XMM register or 32-bit memory location to double-precision<br />

floating-point value in the destination XMM register.<br />

xmm1<br />

xmm2/mem32<br />

127 <strong>64</strong> 63 0<br />

127 32 31 0<br />

convert<br />

cvtss2sd.eps<br />

Related Instructions<br />

CVTPD2PS, CVTPS2PD, CVTSD2SS<br />

rFLAGS Affected<br />

None<br />

MXCSR Flags Affected<br />

FZ RC PM UM OM ZM DM IM DAZ PE UE OE ZE DE IE<br />

M<br />

M<br />

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<br />

Note:<br />

A flag that can be set to one or zero is M (modified). Unaffected flags are blank.<br />

CVTSS2SD 79

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!