25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong> 26568—Rev. 3.02—August 2002<br />

CVTTPS2DQ<br />

Convert Packed Single-Precision Floating-Point<br />

to Packed Doubleword Integers, Truncated<br />

Converts four packed single-precision floating-point values in an XMM register or a<br />

128-bit memory location to four packed 32-bit signed integers and writes the<br />

converted values in another XMM register.<br />

Mnemonic Opcode Description<br />

CVTTPS2DQ xmm1, xmm2/mem128 F3 0F 5B /r Converts packed single-precision floating-point values in<br />

an XMM register or 128-bit memory location to packed<br />

doubleword integer values in the destination XMM<br />

register. Inexact results are truncated.<br />

xmm1<br />

xmm2/mem128<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

convert<br />

convert<br />

convert<br />

convert<br />

cvttps2dq.eps<br />

If the result of the conversion is an inexact value, the value is truncated (rounded<br />

toward zero). If the floating-point value is a NaN, infinity, or if the result of the<br />

conversion is larger than the maximum signed doubleword (–2 31 to +2 31 – 1), the<br />

instruction returns the 32-bit indefinite integer value (8000_0000h) when the invalidoperation<br />

exception (IE) is masked.<br />

Related Instructions<br />

CVTDQ2PS, CVTPI2PS, CVTPS2DQ, CVTPS2PI, CVTSI2SS, CVTSS2SI, CVTTPS2PI,<br />

CVTTSS2SI<br />

rFLAGS Affected<br />

None<br />

90 CVTTPS2DQ

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!