25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

26568—Rev. 3.02—August 2002<br />

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong><br />

SUBSD<br />

Subtract Scalar Double-Precision Floating-Point<br />

Subtracts the double-precision floating-point value in the low-order quadword of the<br />

second source operand from the double-precision floating-point value in the low-order<br />

quadword of the first source operand and writes the result in the low-order quadword<br />

of the destination (first source). The high-order quadword of the destination is not<br />

modified. The first source/destination operand is an XMM register. The second source<br />

operand is another XMM register or <strong>64</strong>-bit memory location.<br />

Mnemonic Opcode Description<br />

SUBSD xmm1, xmm2/mem<strong>64</strong> F2 0F 5C /r Subtracts low-order double-precision floating-point value in an<br />

XMM register or in a <strong>64</strong>-bit memory location from low-order<br />

double-precision floating-point value in another XMM register and<br />

writes the result in the destination XMM register.<br />

xmm1<br />

xmm2/mem<strong>64</strong><br />

127 <strong>64</strong> 63 0 127 <strong>64</strong> 63 0<br />

subtract<br />

subsd.eps<br />

Related Instructions<br />

SUBPD, SUBPS, SUBSS<br />

rFLAGS Affected<br />

None<br />

SUBSD 375

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!