25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

26568—Rev. 3.02—August 2002<br />

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong><br />

SHUFPS<br />

Shuffle Packed Single-Precision Floating-Point<br />

Moves two of the four packed single-precision floating-point values in the first source<br />

operand to the low-order quadword of the destination (first source) and moves two of<br />

the four packed single-precision floating-point values in the second source operand to<br />

the high-order quadword of the destination. In each case, the value of the destination<br />

doubleword is determined by a two-bit field in the immediate-byte operand, as shown<br />

in Table 1-8 on page 354. The first source/destination operand is an XMM register. The<br />

second source operand is another XMM register or 128-bit memory location.<br />

Mnemonic Opcode Description<br />

SHUFPS xmm1, xmm2/mem128, imm8 0F C6 /r ib Shuffles packed single-precision floating-point values<br />

in an XMM register and another XMM register or<br />

128-bit memory location and puts the result in the<br />

destination XMM register.<br />

xmm1<br />

xmm2/mem128<br />

127 <strong>64</strong> 63 0<br />

127 96 95 <strong>64</strong> 63 32 31<br />

0<br />

imm8<br />

7 0<br />

mux<br />

mux<br />

shufps.eps<br />

SHUFPS 353

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!