25.02.2015 Views

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

AMD 64-Bit Technology - ECE User Home Pages

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

26568—Rev. 3.02—August 2002<br />

<strong>AMD</strong> <strong>64</strong>-<strong>Bit</strong> <strong>Technology</strong><br />

UCOMISD<br />

Unordered Compare Scalar<br />

Double-Precision Floating-Point<br />

Performs an unordered compare of the double-precision floating-point value in the<br />

low-order <strong>64</strong> bits of an XMM register with the double-precision floating-point value in<br />

the low-order <strong>64</strong> bits of another XMM register or a <strong>64</strong>-bit memory location and sets the<br />

ZF, PF, and CF bits in the rFLAGS register to reflect the result of the compare. The<br />

result is unordered if one or both of the operand values is a NaN. The OF, AF, and SF<br />

bits in rFLAGS are set to zero.<br />

If the instruction causes an unmasked SIMD floating-point exception (#XF), the<br />

rFLAGS bits are not updated.<br />

Mnemonic Opcode Description<br />

UCOMISD xmm1, xmm2/mem<strong>64</strong> 66 0F 2E /r Compares scalar double-precision floating-point values in an<br />

XMM register and an XMM register or <strong>64</strong>-bit memory location.<br />

Sets rFLAGS.<br />

xmm1<br />

127 <strong>64</strong> 63 0<br />

xmm2/mem<strong>64</strong><br />

127 <strong>64</strong> 63 0<br />

compare<br />

63<br />

0<br />

31<br />

rFLAGS<br />

0<br />

ucomisd.eps<br />

Result of Compare ZF PF CF<br />

Unordered 1 1 1<br />

Greater Than 0 0 0<br />

Less Than 0 0 1<br />

Equal 1 0 0<br />

UCOMISD 381

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!