24.03.2013 Views

ModelSim SE User's Manual - Electrical and Computer Engineering

ModelSim SE User's Manual - Electrical and Computer Engineering

ModelSim SE User's Manual - Electrical and Computer Engineering

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

UM-52 2 - Projects<br />

Specifying file properties <strong>and</strong> project settings<br />

File compilation properties<br />

<strong>ModelSim</strong> <strong>SE</strong> User’s <strong>Manual</strong><br />

You can set two types of properties in a project: file properties <strong>and</strong> project settings. File<br />

properties affect individual files; project settings affect the entire project.<br />

The VHDL <strong>and</strong> Verilog compilers (vcom <strong>and</strong> vlog, respectively) have numerous options<br />

that affect how a design is compiled <strong>and</strong> subsequently simulated. You can customize the<br />

settings on individual files or a group of files.<br />

Important: Any changes you make to the compile properties outside of the project,<br />

whether from the comm<strong>and</strong> line, the GUI, or the modelsim.ini file, will not affect the<br />

properties of files already in the project.<br />

To customize specific files, select the file(s) in the Project tab, right click on the file names,<br />

<strong>and</strong> select Properties. The resulting Project Compiler Settings dialog varies depending on<br />

the number <strong>and</strong> type of files you have selected. If you select a single VHDL or Verilog file,<br />

you will see the General tab, Coverage tab, <strong>and</strong> the VHDL or Verilog tab, respectively. If<br />

you select a SystemC file, you will see only the General tab. On the General tab, you will<br />

see file properties such as Type, Location, <strong>and</strong> Size. If you select multiple files, the file<br />

properties on the General tab are not listed. Finally, if you select both a VHDL file <strong>and</strong> a<br />

Verilog file, you will see all tabs but no file information on the General tab.<br />

See "Project Compiler Settings" (GR-50) for details on this dialog.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!