17.11.2012 Views

MVME5100 Single Board Computer Programmer's Reference Guide

MVME5100 Single Board Computer Programmer's Reference Guide

MVME5100 Single Board Computer Programmer's Reference Guide

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Reset State<br />

Multi-Processor Interrupt Controller (MPIC)<br />

– The device driver interrupt service routine associated with this<br />

interrupt vector is invoked.<br />

– If the interrupt source was not the 8259, the interrupt handler<br />

issues an EOI request for this interrupt vector to the MPIC. If the<br />

interrupt source was the 8259 and any of the nested interrupt<br />

modes of the 8259 are enabled, the interrupt handler issues an<br />

EOI request to the 8259.<br />

Normally, interrupts from ISA devices are connected to the 8259 interrupt<br />

controller. ISA devices typically rely on the 8259 Interrupt Acknowledge<br />

to flush buffers between the ISA device and system memory. If interrupts<br />

from ISA devices are directly connected to the MPIC (bypassing the<br />

8259), the device driver interrupt service routine must read status from the<br />

ISA device to ensure buffers between the device and system memory are<br />

flushed.<br />

After power on reset, the MPIC state is:<br />

❏ Current task priority for all CPUs set to 15.<br />

❏ All interrupt source priorities set to zero.<br />

❏ All interrupt source mask bits set to a one.<br />

❏ All interrupt source activity bits cleared.<br />

❏ Processor Init Register is cleared.<br />

❏ All counters stopped and interrupts disabled.<br />

❏ Controller mode set to 8259 pass-through.<br />

http://www.motorola.com/computer/literature 2-63<br />

2

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!