17.11.2012 Views

MVME5100 Single Board Computer Programmer's Reference Guide

MVME5100 Single Board Computer Programmer's Reference Guide

MVME5100 Single Board Computer Programmer's Reference Guide

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

2<br />

Hawk PCI Host Bridge & Multi-Processor Interrupt Controller<br />

Functional Description<br />

Architectural Overview<br />

A functional block diagram of the Hawk’s PCI Host Bridge (PHB) is<br />

shown in Figure 2-1. The PHB control logic is subdivided into the<br />

following functions: PCI Slave, PCI Master, PPC Slave and PPC Master.<br />

The PHB data path logic is subdivided into the following functions: PCI<br />

FIFO, PPC FIFO, PCI Input, PPC Input, PCI Output, and PPC Output.<br />

Address decoding is handled in the PCI Decode and PPC Decode blocks.<br />

The control register logic is contained in the PCI Registers and PPC<br />

Registers blocks. The clock phasing and reset control logic is contained<br />

within the PPC/PCI Clock block.<br />

The FIFO structure implemented within PHB was selected to allow<br />

independent data transfer operations to occur between PCI bound<br />

transactions and PPC bound transactions. The PCI FIFO is used to support<br />

PPC bound transactions, while the PPC FIFO is used to support PCI bound<br />

transactions. Each FIFO supports a command path and a data path. The<br />

data path portion of each FIFO incorporates a multiplexer to allow<br />

selection between write data and read data, as well as logic to handle the<br />

PPC/PCI endian function.<br />

All PPC originated PCI bound transactions utilize the PPC Slave and PCI<br />

Master functions for maintaining bus tracking and control. During both<br />

write and read transactions, the PPC Slave places command information<br />

into the PPC FIFO. The PCI Master draws this command information from<br />

the PPC FIFO when it is ready to process the transaction. During write<br />

transactions, write data is captured from the PPC60x bus within the PPC<br />

Input block. This data is fed into the PPC FIFO. The PCI Output block<br />

removes the data from the FIFO and presents it to the PCI bus. During read<br />

transactions, read data is captured from the PCI bus within the PCI Input<br />

block. From there, the data is fed into the PPC FIFO. The PPC Output<br />

block removes the data from the FIFO and presents it to the PPC60x bus.<br />

2-4 <strong>Computer</strong> Group Literature Center Web Site

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!