17.11.2012 Views

MVME5100 Single Board Computer Programmer's Reference Guide

MVME5100 Single Board Computer Programmer's Reference Guide

MVME5100 Single Board Computer Programmer's Reference Guide

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

The fields within XSADD3 are defined as follows:<br />

Registers<br />

START Start Address. This field determines the start address of<br />

a particular memory area on the PPC bus which will be<br />

used to access PCI bus resources. The value of this field<br />

will be compared with the upper 16 bits of the incoming<br />

PPC address.<br />

END End Address. This field determines the end address of a<br />

particular memory area on the PPC bus which will be used<br />

to access PCI bus resources. The value of this field will be<br />

compared with the upper 16 bits of the incoming PPC<br />

address.<br />

PPC Slave Offset/Attribute (3) Registers<br />

Address XSOFF3/XSATT3 - $FEFF005C<br />

Bit 0<br />

1<br />

2<br />

3<br />

4<br />

5<br />

6<br />

7<br />

8<br />

9<br />

10<br />

11<br />

12<br />

13<br />

14<br />

15<br />

16<br />

17<br />

18<br />

19<br />

20<br />

21<br />

22<br />

23<br />

24<br />

25<br />

26<br />

27<br />

28<br />

29<br />

30<br />

31<br />

Name XSOFF3 XSATT3<br />

Operation R/W R<br />

Reset Regbase 0xfeff0000 => $8000<br />

Regbase 0xfefe0000 => $7000<br />

REN<br />

WEN<br />

The PPC Slave Offset Register 3 (XSOFF3) contains offset information<br />

associated with the mapping of PPC memory space to PCI I/O space. The<br />

field within the XSOFF3 register is defined as follows:<br />

XSOFFx PPC Slave Offset. This register contains a 16-bit offset<br />

that is added to the upper 16 bits of the PPC address to<br />

determine the PCI address used for transfers from the PPC<br />

bus to PCI. This offset allows PCI resources to reside at<br />

addresses that would not normally be visible from the<br />

PPC bus. It is initialized to $8000 to facilitate a zero based<br />

access to PCI space.<br />

http://www.motorola.com/computer/literature 2-91<br />

$00<br />

WPEN<br />

IOM<br />

R/W<br />

R/W<br />

R<br />

R/W<br />

R<br />

R<br />

R<br />

R/W<br />

1<br />

1<br />

0<br />

0<br />

0<br />

0<br />

0<br />

0<br />

2

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!