VisualDSP++ 4.5 Loader and Utilities Manual - Analog Devices

More documents

Recommendations

Info

ADSP-2126x/2136x/2137x Processor Booting SPI Master and SPI Slave. When loading to other slave devices, the SPI master and SPI slave boot types do not need bit reversing necessarily. For SPI slave and SPI master boots to non-PROM devices, the same default exists (bit-reversed); however, the host (master or slave) can simply be configured to transmit LSB first. Initial Word Option for SPI Master Boot Modes Before final formatting (binary, include, etc.) the loader must prepends the word 0xA5 to the beginning of the byte stream. During SPI master booting, the SPI port discards the first byte read from the SPI. SPI PROM. For the SPI PROM boot type, the word 0xA5 prepended to the stream is one byte in length. SPI PROMs receives a 24-bit read command before any data is sent to the processor, the processor then discards the first byte it receives after this 24-bit opcode is sent (totaling one 32-bit word). SPI Master. For the SPI master boot type, the word 0xA5000000 prepended to the stream is 32 bits in length. An SPI host configured as a slave begins sending data to the processor while the processor is sending the 24-bit PROM read opcode. These 24-bits must be zero-filled because the processor discards the first 32-bit word that it receives from the slave. � The 0xA5 byte is only required for SPI master boot mode. Figure 5-2 and Table 5-9 illustrates the first 32-bit word for both the SPI PROM and SPI master cases. With bit reversing for SPI master boot mode, the 32-bit word is handled according to the host width. With bit reversing for SPI PROM boot, the 8-bit word is reversed as a byte and prepended (see Table 5-10). 5-14 VisualDSP++ 4.5 Loader and Utilities Manual
Loader for ADSP-2126x/2136x/2137x SHARC Processors Figure 5-2. SPI Master Boot from a Slave Processor Vs. a Slave PROM Table 5-9. Initial Word for SPI Master and SPI PROM in .ldr File Boot Mode Additional Word -hostwidth 32 16 8 SPI master 1 0xA5000000 A5000000 0000 00 A500 00 SPI PROM 2 0xA5 A5 A5 A5 1 Initial word for SPI master boot type is always 32 bits. See Figure 5-1 on page 5-13 for explanation. 2 Initial word for SPI PROM boot type is always 8 bits. See Figure 5-1 on page 5-13 for explanation VisualDSP++ 4.5 Loader and Utilities Manual 5-15 00 A5
Page 1 and 2:
Analog Devices, Inc. One Technology
Page 3 and 4:
CONTENTS PREFACE Purpose of This Ma
Page 5 and 6:
CONTENTS Loader Files Without a Sec
Page 7 and 8:
CONTENTS ADSP-BF535 and ADSP-BF531/
Page 9 and 10:
Contents File Extensions ..........
Page 11 and 12:
Contents Boot Type Selection ......
Page 13 and 14:
PREFACE Thank you for purchasing Vi
Page 15 and 16:
Technical or Customer Support Prefa
Page 17 and 18:
ADSP-21367 ADSP-21368 ADSP21369 ADS
Page 19 and 20:
Preface VisualDSP++ 4.5 C/C++ Compi
Page 21 and 22:
VisualDSP++ Documentation Set Prefa
Page 23 and 24:
1 INTRODUCTION The majority of this
Page 25 and 26:
Loader Command Line Introduction If
Page 27 and 28:
Initialization Code Introduction In
Page 29 and 30:
A brief description of each phase f
Page 31 and 32:
Introduction Download the loadable
Page 33 and 34:
Introduction You can run the loader
Page 35 and 36:
PROM Boot Mode Introduction After r
Page 37 and 38:
Boot Streams Introduction The loade
Page 39 and 40:
2 LOADER/SPLITTER FOR BLACKFIN PROC
Page 41 and 42:
Loader/Splitter for Blackfin Proces
Page 43 and 44:
System Reset Configuration Register
Page 45 and 46:
Page 47 and 48:
Page 49 and 50:
D7 OUTPUT .LDR FILE 4-BYTE HEADER F
Page 51 and 52:
Page 53 and 54:
Second-Stage Loader Restrictions Lo
Page 55 and 56:
Page 57 and 58:
Page 59 and 60:
Page 61 and 62:
Page 63 and 64:
SPI Memory Detection Routine Loader
Page 65 and 66:
Page 67 and 68:
Page 69 and 70:
Page 71 and 72:
Page 73 and 74:
Page 75 and 76:
Page 77 and 78:
P0.H = HI(EBIU_SDRRC); R0 = 0x074A(
Page 79 and 80:
� Booting � SDRAM ADSP-BF536 pr
Page 81 and 82:
Page 83 and 84:
Page 85 and 86:
1-0-Byte Block Header Block Data Lo
Page 87 and 88:
Page 89 and 90:
Page 91 and 92:
Page 93 and 94:
� The Core B Loader/Splitter for
Page 95 and 96:
INITIALIZATION CODE (KERNEL WITH DE
Page 97 and 98:
Page 99 and 100:
FLASH MEMORY INIT CODE HEADER INIT
Page 101 and 102:
where: � Command-line File Search
Page 103 and 104:
Blackfin Loader Command-Line Switch
Page 105 and 106:
Page 107 and 108:
Page 109 and 110:
Page 111 and 112:
Using Base Loader Loader/Splitter f
Page 113 and 114:
Table 2-11. Base Load Page Settings
Page 115 and 116:
Using Second-Stage Loader Loader/Sp
Page 117 and 118:
Page 119 and 120:
Page 121 and 122:
3 LOADER FOR ADSP-2106X/21160 SHARC
Page 123 and 124:
Loader for ADSP-2106x/21160 SHARC P
Page 125 and 126:
Boot Mode Selection Loader for ADSP
Page 127 and 128:
Page 129 and 130:
Page 131 and 132:
Page 133 and 134:
Page 135 and 136:
Page 137 and 138:
Page 139 and 140:
Page 141 and 142:
Page 143 and 144:
Page 145 and 146:
Page 147 and 148: File Searches Loader for ADSP-2106x
Page 149 and 150: Loader for ADSP-2106x/21160 SHARC P
Page 151 and 152: -si-revision #|none|any Loader for
Page 153 and 154: 4 LOADER FOR ADSP-21161 SHARC PROCE
Page 155 and 156: Loader for ADSP-21161 SHARC Process
Page 169 and 170: ADSP-21161 Processor Boot Streams L
Page 171 and 172: To Modify a Boot Kernel Source File
Page 175 and 176: Processor ID Numbers Loader for ADS
Page 179 and 180: File Searches Loader for ADSP-21161
Page 185 and 186: 5 LOADER FOR ADSP-2126X/2136X/2137X
Page 187 and 188: Loader for ADSP-2126x/2136x/2137x S
Page 197: Loader for ADSP-2126x/2136x/2137x S
Page 227 and 228: File Searches Loader for ADSP-2126x
Page 235 and 236: 6 LOADER FOR TIGERSHARC PROCESSORS
Page 237 and 238: � EE-174: Loader for TigerSHARC P
Page 239 and 240: Boot Kernel Modification Loader for
Page 241 and 242: Loader for TigerSHARC Processors el
Page 243 and 244: TigerSHARC Command-Line Switches Lo
Page 245 and 246: Loader for TigerSHARC Processors Ta
Page 247 and 248: 7 SPLITTER FOR SHARC AND TIGERSHARC
Page 249 and 250:
� Most Splitter for SHARC and Tig
Page 251 and 252:
Splitter for SHARC and TigerSHARC P
Page 253 and 254:
Page 255 and 256:
Page 257 and 258:
A FILE FORMATS VisualDSP++ developm
Page 259 and 260:
Assembly Source Files File Formats
Page 261 and 262:
Build Files File Formats Build file
Page 263 and 264:
Memory Map Files File Formats The l
Page 265 and 266:
Table A-4. End-of-File Record Examp
Page 267 and 268:
This example shows how to include t
Page 269 and 270:
Table A-7. S1 Termination Record Ex
Page 271 and 272:
File Formats A block of data record
Page 273 and 274:
Table A-9. SPORT Data File Example
Page 275 and 276:
B UTILITIES The VisualDSP++ develop
Page 277 and 278:
elf2flt - ELF to BFLT File Converte
Page 279 and 280:
Table B-3. BFLT File Dumper Command
Page 281 and 282:
I INDEX Numerics -64 splitter switc
Page 283 and 284:
BMS pins ADSP-2106x/160 processors,
Page 285 and 286:
data initialization files (.dat), A
Page 287 and 288:
external memory (SHARC processors)
Page 289 and 290:
initialization blocks (Blackfin pro
Page 291 and 292:
loader file formats (ADSP-BF535 pro
Page 293 and 294:
P -p # loader switch for Blackfin,
Page 295 and 296:
shared memory Blackfin processors,
Page 297 and 298:
V .VAR directive, A-3 vector addres
show all

VisualDSP++ 4.5 Loader and Utilities Manual - Analog Devices

Create successful ePaper yourself

Delete template?

Save as template?