25.12.2012 Views

VisualDSP++ 4.5 Loader and Utilities Manual - Analog Devices

VisualDSP++ 4.5 Loader and Utilities Manual - Analog Devices

VisualDSP++ 4.5 Loader and Utilities Manual - Analog Devices

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Blackfin Processor Booting<br />

ADSP-BF561/BF566 Processor Boot Streams<br />

The loader utility converts the .dxe file into a boot stream (.ldr) file by<br />

parsing the executable <strong>and</strong> creating blocks. Each block is encapsulated<br />

within a 10-byte header. The .ldr file is burned into the external memory<br />

device (flash memory, PROM, or EEPROM). The boot ROM reads the<br />

external memory device, parsing the headers <strong>and</strong> copying the blocks to the<br />

addresses where they reside during program execution. After all the blocks<br />

are loaded, the boot ROM jumps to address 0xFFA0 0000 to execute the<br />

core A program.<br />

� When<br />

code is run on both cores, the core A program is responsible<br />

for releasing core B from the idle state by clearing bit 5 in core A’s<br />

system configuration register. Then core B begins execution at<br />

address 0xFF60 0000.<br />

Multiple .dxe files are often combined into a single boot stream (see<br />

“ADSP-BF561/BF566 Dual-Core Application Management” on<br />

page 2-50 <strong>and</strong> “ADSP-BF53x <strong>and</strong> ADSP-BF561/BF566 Multi-Application<br />

(Multi-DXE) Management” on page 2-51).<br />

Unlike the ADSP-BF531/BF532/BF533 processor, the<br />

ADSP-BF561/BF566 boot stream begins with a 4-byte global header,<br />

which contains information about the external memory device. A<br />

bit-by-bit description of the global header is presented in Table 2-7. The<br />

global header also contains a signature in the upper 4 bits that prevents<br />

the boot ROM from reading in a boot stream from a blank device.<br />

Table 2-7. ADSP-BF561/BF566 Global Header Structure<br />

Bit Field Description<br />

0 1 = 16-bit flash, 0 = 8-bit flash; default is 0<br />

1–4 Number of wait states; default is 15<br />

5 Unused bit<br />

6–7 Number of hold time cycles for flash; default is 3<br />

2-44 <strong>VisualDSP++</strong> <strong>4.5</strong> <strong>Loader</strong> <strong>and</strong> <strong>Utilities</strong> <strong>Manual</strong>

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!