VisualDSP++ 4.5 Loader and Utilities Manual - Analog Devices

Loader/Splitter for Blackfin Processors
Similar to the ADSP-BF531/BF532/BF533 processor, the
ADSP-BF561/BF566 boot ROM uses the interrupt vectors to stay in
supervisor mode.
The boot ROM code transitions from the RESET interrupt service routine
into the lowest priority user interrupt service routine (Int 15) and
remains in the interrupt service routine. The boot ROM then checks
whether it has been invoked by a software reset by examining bit 4 of the
system reset configuration register (SYSCR).
If bit 4 is not set, the boot ROM presumes that a hard reset has occurred
and performs the full boot sequence. If bit 4 is set, the boot ROM understands
that the user code has invoked a software reset and restarts the user
program by jumping to the beginning of core A’s L1 memory
(0xFFA0 0000), bypassing the entire boot sequence.
When developing an ADSP-BF561/BF566 processor application, you
start with compiling and linking your application code into an executable
(.dxe) file. The debugger loads the .dxe file into the processor’s memory
and executes it. With two cores, two .dxe files can be loaded at once. In
the real-time environment, there is no debugger which allows the boot
ROM to load the executables into memory.
VisualDSP++ 4.5 Loader and Utilities Manual 2-43