INDEX DMAC8 channels ADSP-2106x/160 processors, 3-2, 3-3, 3-12, 3-15 ADSP-21161 processors, 4-2, 4-12, 4-13, 4-14, 4-15 DMA differences (SHARC processors), 4-6, 4-10, 4-13 DMA (TigerSHARC processors) controller, 6-2 register, 6-2 transfers, 6-2, 6-4 DMISO bit, 5-9, 5-11 .doj (object) files, A-5 DTYPE register, 3-12, 4-7, 4-11 dual-core architectures, See ADSP-BF561/6 processors dual-core systems, ADSP-BF561/66 Blackfin processors, 2-50, 2-51, 2-54 DWARF-2 debugging information, 1-8 .dxe (executable) files, 1-15, 2-64, 3-27, 5-43, 6-8, A-6, A-16 E EBOOT pins ADSP-2106x/160 processors, 3-5, 3-7, 3-11, 3-15 ADSP-21161 processors, 4-4, 4-5, 4-6, 4-9, 4-13, 4-15, 4-22 ECEP0 register, 3-8, 4-7, 4-8, 4-9, 4-11 ECPP register, 5-6 ECx register, 3-8, 3-9, 3-11, 3-12 -e filename, loader switch for ADSP-2106x/160 processors, 3-28 -efilename, loader switch for SHARC, 4-28 EIEP0 register, 3-8, 4-8, 4-11 EIPP register, 5-6 EIx register, 3-8, 3-9, 3-12 elf2flt utility, B-3 ELF to BFLT file converter, B-3 EMEP0 register, 3-8, 4-8, 4-11 EMPP register, 5-6 EMx register, 3-8, 3-9, 3-12 -enc dll_filename, loader switch for Blackfin, 2-66 encryption functions, 2-66, 2-68, 2-71 end-of-file records, A-7 EP0I vector, 3-13, 4-9, 4-12 EPB0 buffer, 3-11, 3-12 EPROM boot mode (SHARC processors) ADSP-2106x/160 processors, 3-2, 3-5, 3-7, 3-9, 3-11, 3-23, 3-24 ADSP-21161 processors, 4-2, 4-4, 4-5 multiprocessor systems, 4-21, 4-22 EPROM/flash boot mode (TigerSHARC processors), 6-2, 6-3, 6-10 EPROM flash memory devices, 1-12 executable <strong>and</strong> linkable format (ELF) executable files (.dxe), 1-2, 1-8, 1-10, A-6 object files (.doj), A-5 reference information, A-17 to binary flat format (BFLT) converter, B-3 external memory boot, 1-9 resistors, 3-8, 6-3 vector tables, 3-22 external bus interface unit (EBIU), 2-15 external memory (Blackfin processors) ADSP-BF531/2/3 /4/6/7/8/9 processors, 2-17 ADSP-BF531/2/3/4/6/7/8/9 processors, 2-16, 2-51 ADSP-BF535 processors, 2-2, 2-5, 2-6, 2-15 ADSP-BF561/6 processors, 2-49, 2-51 multiprocessor support, 2-51 I-6 <strong>VisualDSP++</strong> <strong>4.5</strong> <strong>Loader</strong> <strong>and</strong> <strong>Utilities</strong> <strong>Manual</strong>
external memory (SHARC processors) ADSP-2106x/160 processors, 3-5, 3-6, 3-9, 3-10, 3-14, 3-16, 3-19, 3-22, 3-31 ADSP-21161 processors, 4-4, 4-16, 4-21, 4-31 ADSP-2126x/36x/37x processors), 5-6, 5-22, 5-25 external ports (SHARC processors) ADSP-2106x/160 processors, 3-5, 3-7, 3-9, 3-11, 3-13, 3-14, 3-15, 3-18, 3-24 ADSP-21161 processors, 4-4, 4-5, 4-6, 4-7, 4-8, 4-9, 4-10, 4-12, 4-22 external ports (TigerSHARC processors), 6-2 external vector tables, 4-21 EZ-KIT Lite board targets, 1-9 F -f h|s1|s2|s3|b, splitter switch, 7-6 -f hex|ascii|binary|include, loader switch for Blackfin, 2-66 -fhex|ASCII|binary|include|s1|s2|s3, loader switch for SHARC, 3-29, 4-28, 5-45 -fhex|ascii|binary|s1|s2|s3, loader switch for TigerSHARC, 6-9 file formats list of, 2-64 ASCII, 2-21, 2-66, 6-9, A-15 binary, 2-66, 6-9 build files, A-5 byte-stacked (.stk), 7-4, 7-6, 7-7 debugger input files, A-16 hexadecimal (Intel hex-32), 2-66, 6-9, 7-4, 7-6 include, 2-66, 6-9 reference information, A-17 s-record (Motorola), 6-9, 7-4, 7-6 INDEX file formatting selecting for output, 2-67 specifying word width, 2-72 file searches, rules for, 1-16 final blocks See also last blocks (Blackfin processors) introduction to, 1-14 SHARC processors, 3-18, 5-18, 5-29 FLAG8-5 bits, ADSP-BF531/2/3/4/6/7/8/9 processors, 2-22 FLAG pins, ADSP-2106x/160 processors, 3-23 flag words (Blackfin processors) ADSP-BF531/2/3/4/6/7/8/9 processors, 2-35 ADSP-BF535 processors, 2-14 ADSP-BF561/6 processors, 2-45, 2-49 flash memory See also PROM/flash boot mode devices, 1-8 hold-time cycle selection, 2-66, 2-75 FLG0 signal, 5-10, 5-11 fltdump utility, B-4 frequency, 3-15, 4-13 G -ghc #, loader switch for Blackfin, 2-66 global header cookies (Blackfin processors), 2-66 global headers (Blackfin processors) ADSP-BF535 processors, 2-12, 2-13 ADSP-BF561/6 processors, 2-44 GPEP0 register, 4-8, 4-11 GPLB0 register, 4-14 GPSRX register, 4-16 <strong>VisualDSP++</strong> <strong>4.5</strong> <strong>Loader</strong> <strong>and</strong> <strong>Utilities</strong> <strong>Manual</strong> I-7
- Page 1 and 2:
Analog Devices, Inc. One Technology
- Page 3 and 4:
CONTENTS PREFACE Purpose of This Ma
- Page 5 and 6:
CONTENTS Loader Files Without a Sec
- Page 7 and 8:
CONTENTS ADSP-BF535 and ADSP-BF531/
- Page 9 and 10:
Contents File Extensions ..........
- Page 11 and 12:
Contents Boot Type Selection ......
- Page 13 and 14:
PREFACE Thank you for purchasing Vi
- Page 15 and 16:
Technical or Customer Support Prefa
- Page 17 and 18:
ADSP-21367 ADSP-21368 ADSP21369 ADS
- Page 19 and 20:
Preface VisualDSP++ 4.5 C/C++ Compi
- Page 21 and 22:
VisualDSP++ Documentation Set Prefa
- Page 23 and 24:
1 INTRODUCTION The majority of this
- Page 25 and 26:
Loader Command Line Introduction If
- Page 27 and 28:
Initialization Code Introduction In
- Page 29 and 30:
A brief description of each phase f
- Page 31 and 32:
Introduction Download the loadable
- Page 33 and 34:
Introduction You can run the loader
- Page 35 and 36:
PROM Boot Mode Introduction After r
- Page 37 and 38:
Boot Streams Introduction The loade
- Page 39 and 40:
2 LOADER/SPLITTER FOR BLACKFIN PROC
- Page 41 and 42:
Loader/Splitter for Blackfin Proces
- Page 43 and 44:
System Reset Configuration Register
- Page 45 and 46:
Loader/Splitter for Blackfin Proces
- Page 47 and 48:
Loader/Splitter for Blackfin Proces
- Page 49 and 50:
D7 OUTPUT .LDR FILE 4-BYTE HEADER F
- Page 51 and 52:
Loader/Splitter for Blackfin Proces
- Page 53 and 54:
Second-Stage Loader Restrictions Lo
- Page 55 and 56:
Loader/Splitter for Blackfin Proces
- Page 57 and 58:
Loader/Splitter for Blackfin Proces
- Page 59 and 60:
Loader/Splitter for Blackfin Proces
- Page 61 and 62:
Loader/Splitter for Blackfin Proces
- Page 63 and 64:
SPI Memory Detection Routine Loader
- Page 65 and 66:
Loader/Splitter for Blackfin Proces
- Page 67 and 68:
Loader/Splitter for Blackfin Proces
- Page 69 and 70:
Loader/Splitter for Blackfin Proces
- Page 71 and 72:
Loader/Splitter for Blackfin Proces
- Page 73 and 74:
Loader/Splitter for Blackfin Proces
- Page 75 and 76:
Loader/Splitter for Blackfin Proces
- Page 77 and 78:
P0.H = HI(EBIU_SDRRC); R0 = 0x074A(
- Page 79 and 80:
� Booting � SDRAM ADSP-BF536 pr
- Page 81 and 82:
Loader/Splitter for Blackfin Proces
- Page 83 and 84:
Loader/Splitter for Blackfin Proces
- Page 85 and 86:
1-0-Byte Block Header Block Data Lo
- Page 87 and 88:
Loader/Splitter for Blackfin Proces
- Page 89 and 90:
Loader/Splitter for Blackfin Proces
- Page 91 and 92:
Loader/Splitter for Blackfin Proces
- Page 93 and 94:
� The Core B Loader/Splitter for
- Page 95 and 96:
INITIALIZATION CODE (KERNEL WITH DE
- Page 97 and 98:
Loader/Splitter for Blackfin Proces
- Page 99 and 100:
FLASH MEMORY INIT CODE HEADER INIT
- Page 101 and 102:
where: � Command-line File Search
- Page 103 and 104:
Blackfin Loader Command-Line Switch
- Page 105 and 106:
Loader/Splitter for Blackfin Proces
- Page 107 and 108:
Loader/Splitter for Blackfin Proces
- Page 109 and 110:
Loader/Splitter for Blackfin Proces
- Page 111 and 112:
Using Base Loader Loader/Splitter f
- Page 113 and 114:
Table 2-11. Base Load Page Settings
- Page 115 and 116:
Using Second-Stage Loader Loader/Sp
- Page 117 and 118:
Loader/Splitter for Blackfin Proces
- Page 119 and 120:
Loader/Splitter for Blackfin Proces
- Page 121 and 122:
3 LOADER FOR ADSP-2106X/21160 SHARC
- Page 123 and 124:
Loader for ADSP-2106x/21160 SHARC P
- Page 125 and 126:
Boot Mode Selection Loader for ADSP
- Page 127 and 128:
Loader for ADSP-2106x/21160 SHARC P
- Page 129 and 130:
Loader for ADSP-2106x/21160 SHARC P
- Page 131 and 132:
Loader for ADSP-2106x/21160 SHARC P
- Page 133 and 134:
Loader for ADSP-2106x/21160 SHARC P
- Page 135 and 136:
Loader for ADSP-2106x/21160 SHARC P
- Page 137 and 138:
Loader for ADSP-2106x/21160 SHARC P
- Page 139 and 140:
Loader for ADSP-2106x/21160 SHARC P
- Page 141 and 142:
Loader for ADSP-2106x/21160 SHARC P
- Page 143 and 144:
Loader for ADSP-2106x/21160 SHARC P
- Page 145 and 146:
Loader for ADSP-2106x/21160 SHARC P
- Page 147 and 148:
File Searches Loader for ADSP-2106x
- Page 149 and 150:
Loader for ADSP-2106x/21160 SHARC P
- Page 151 and 152:
-si-revision #|none|any Loader for
- Page 153 and 154:
4 LOADER FOR ADSP-21161 SHARC PROCE
- Page 155 and 156:
Loader for ADSP-21161 SHARC Process
- Page 157 and 158:
Loader for ADSP-21161 SHARC Process
- Page 159 and 160:
Loader for ADSP-21161 SHARC Process
- Page 161 and 162:
Loader for ADSP-21161 SHARC Process
- Page 163 and 164:
Loader for ADSP-21161 SHARC Process
- Page 165 and 166:
Loader for ADSP-21161 SHARC Process
- Page 167 and 168:
Loader for ADSP-21161 SHARC Process
- Page 169 and 170:
ADSP-21161 Processor Boot Streams L
- Page 171 and 172:
To Modify a Boot Kernel Source File
- Page 173 and 174:
Loader for ADSP-21161 SHARC Process
- Page 175 and 176:
Processor ID Numbers Loader for ADS
- Page 177 and 178:
Loader for ADSP-21161 SHARC Process
- Page 179 and 180:
File Searches Loader for ADSP-21161
- Page 181 and 182:
Loader for ADSP-21161 SHARC Process
- Page 183 and 184:
Loader for ADSP-21161 SHARC Process
- Page 185 and 186:
5 LOADER FOR ADSP-2126X/2136X/2137X
- Page 187 and 188:
Loader for ADSP-2126x/2136x/2137x S
- Page 189 and 190:
Loader for ADSP-2126x/2136x/2137x S
- Page 191 and 192:
Loader for ADSP-2126x/2136x/2137x S
- Page 193 and 194:
Loader for ADSP-2126x/2136x/2137x S
- Page 195 and 196:
Loader for ADSP-2126x/2136x/2137x S
- Page 197 and 198:
Loader for ADSP-2126x/2136x/2137x S
- Page 199 and 200:
Loader for ADSP-2126x/2136x/2137x S
- Page 201 and 202:
Loader for ADSP-2126x/2136x/2137x S
- Page 203 and 204:
Loader for ADSP-2126x/2136x/2137x S
- Page 205 and 206:
Loader for ADSP-2126x/2136x/2137x S
- Page 207 and 208:
Loader for ADSP-2126x/2136x/2137x S
- Page 209 and 210:
Loader for ADSP-2126x/2136x/2137x S
- Page 211 and 212:
Loader for ADSP-2126x/2136x/2137x S
- Page 213 and 214:
Loader for ADSP-2126x/2136x/2137x S
- Page 215 and 216:
Loader for ADSP-2126x/2136x/2137x S
- Page 217 and 218:
Loader for ADSP-2126x/2136x/2137x S
- Page 219 and 220:
Loader for ADSP-2126x/2136x/2137x S
- Page 221 and 222:
Loader for ADSP-2126x/2136x/2137x S
- Page 223 and 224:
Loader for ADSP-2126x/2136x/2137x S
- Page 225 and 226:
Loader for ADSP-2126x/2136x/2137x S
- Page 227 and 228:
File Searches Loader for ADSP-2126x
- Page 229 and 230:
Loader for ADSP-2126x/2136x/2137x S
- Page 231 and 232:
Loader for ADSP-2126x/2136x/2137x S
- Page 233 and 234:
Loader for ADSP-2126x/2136x/2137x S
- Page 235 and 236: 6 LOADER FOR TIGERSHARC PROCESSORS
- Page 237 and 238: � EE-174: Loader for TigerSHARC P
- Page 239 and 240: Boot Kernel Modification Loader for
- Page 241 and 242: Loader for TigerSHARC Processors el
- Page 243 and 244: TigerSHARC Command-Line Switches Lo
- Page 245 and 246: Loader for TigerSHARC Processors Ta
- Page 247 and 248: 7 SPLITTER FOR SHARC AND TIGERSHARC
- Page 249 and 250: � Most Splitter for SHARC and Tig
- Page 251 and 252: Splitter for SHARC and TigerSHARC P
- Page 253 and 254: Splitter for SHARC and TigerSHARC P
- Page 255 and 256: Splitter for SHARC and TigerSHARC P
- Page 257 and 258: A FILE FORMATS VisualDSP++ developm
- Page 259 and 260: Assembly Source Files File Formats
- Page 261 and 262: Build Files File Formats Build file
- Page 263 and 264: Memory Map Files File Formats The l
- Page 265 and 266: Table A-4. End-of-File Record Examp
- Page 267 and 268: This example shows how to include t
- Page 269 and 270: Table A-7. S1 Termination Record Ex
- Page 271 and 272: File Formats A block of data record
- Page 273 and 274: Table A-9. SPORT Data File Example
- Page 275 and 276: B UTILITIES The VisualDSP++ develop
- Page 277 and 278: elf2flt - ELF to BFLT File Converte
- Page 279 and 280: Table B-3. BFLT File Dumper Command
- Page 281 and 282: I INDEX Numerics -64 splitter switc
- Page 283 and 284: BMS pins ADSP-2106x/160 processors,
- Page 285: data initialization files (.dat), A
- Page 289 and 290: initialization blocks (Blackfin pro
- Page 291 and 292: loader file formats (ADSP-BF535 pro
- Page 293 and 294: P -p # loader switch for Blackfin,
- Page 295 and 296: shared memory Blackfin processors,
- Page 297 and 298: V .VAR directive, A-3 vector addres