characterization, modeling, and design of esd protection circuits

Bibliography 201
[20] C. Duvvury, R.N. Rountree, and O. Adams, “Internal chip ESD phenomena beyond
the Protection Circuit,” Proc. IEEE Int. Reliability Physics Symp., 1988, pp. 19-25.
[21] N. Khurana, T. Maloney, and W. Yeh, “ESD on CHMOS devices--equivalent
circuits, physical models and failure mechanisms,” Proc. IEEE Int. Reliability
Physics Symp., 1985, pp. 212-223.
[22] Y. Fong and C. Hu, “High-Current Snapback Characteristics of MOSFETs,” IEEE
Trans. Elec. Dev., vol. ED-37, 1990, pp. 2101-2103.
[23] A. Amerasekera, L. van Roozendaal, J. Bruines, and F. Kuper, “Characterization and
Modeling of Second Breakdown in NMOSTs for the Extraction of ESD-Related
Process and Design Parameters,” IEEE Trans. Elec. Dev., vol. ED-38, 1991, pp.
2161-2168.
[24] C. Diaz, C. Duvvury, and S.M. Kang, “Studies of EOS susceptibility in 0.6 µm
nMOS ESD I/O protection structures,” Proc. 15th EOS/ESD Symp., 1993, pp. 83-
91.
[25] K.R. Mistry, D.B. Krakauer, and B.S. Doyle, “Impact of Snapback-Induced Hole
Injection on Gate Oxide Reliability of N-MOSFETs,” IEEE Elec. Dev. Letts., vol.
11, 1990, pp. 460-462.
[26] C.S. Rafferty, M.R. Pinto, and R.W. Dutton, “Iterative methods in semiconductor
device simulation,” IEEE Trans. Elec. Dev., vol. ED-32, 1985, pp. 2018-2027.
[27] M.R. Pinto, C.S. Rafferty, H. Yeager, and R.W. Dutton, “PISCES-IIB,” Technical
Report, Department of Electrical Engineering, Stanford University, 1985.
[28] R.J.G. Goossens, S. Beebe, Z. Yu, and R.W. Dutton, “An Automatic Biasing Scheme
for Tracing Arbitrarily Shaped I-V Curves,” IEEE Trans. Computer-Aided Design,
vol. CAD-13, 1994, pp. 310-317.
[29] “MEDICI Two-Dimensional Semiconductor Device Simulation, Version 1.1”
Technology Modeling Associates, Inc., Palo Alto, CA, 1993.