characterization, modeling, and design of esd protection circuits

202 Bibliography
[30] “ATLAS 2D Device Simulation Framework User’s Manual, Edition 2,” Silvaco
International, Santa Clara, CA, 1994.
[31] H.S. Carslaw and J.C. Jaeger, Conduction of Heat in Solids, 2nd Ed., Oxford,
Clarendon Press, 1959.
[32] A. Amerasekera, A. Chatterjee, and M.-C. Chang, “Prediction of ESD Robustness in
a Process Using 2-D Device Simulations,” Proc. IEEE Int. Reliability Physics
Symp., 1993, pp. 161-167.
[33] A. Chatterjee, T. Polgreen, and A. Amerasekera, “Design and Simulation of a 4 kV
ESD Protection Circuit for a 0.8µm BiCMOS Process,” IEDM Tech. Dig., 1991,
pp. 913-916.
[34] O. J. McAteer, Electrostatic Discharge Control, McGraw-Hill, New York, 1990.
[35] H. Hyatt, H. Calvin, an H. Mellberg, “A Closer Look at the Human ESD Event,”
Proc. 3rd EOS/ESD Symp., 1981, pp. 1-8.
[36] O.J. McAteer, “Electrostatic Damage in Hybrid Assemblies,” Annual Reliability and
Maintainability Symposium Proceedings, 1978, pp. 434-442.
[37] Z. Yu, D. Chen, R.J.G. Goossens, and R.W. Dutton, “Accurate Modeling and
Numerical Techniques in Simulation of Impact-Ionization Effects on BJT
Characteristics,” IEDM Tech. Dig., 1991, pp. 901-904.
[38] D.C. Wunsch and R.R. Bell, “Determination of Threshold Failure Levels of
Semiconductor Diodes and Transistors due to Pulse Voltages,” IEEE Trans. Nucl.
Sci., vol. NS-15, Dec. 1968, pp. 244-259.
[39] V.M. Dwyer, A.J. Franklin, and D.S. Campbell, “Thermal Failure in Semiconductor
Devices,” Solid-State Electronics, vol. 33, 1990, pp. 553-560.
[40] D.L. Lin, “ESD Sensitivity and VLSI Technology Trends: Thermal Breakdown and
Dielectric Breakdown,” Proc. 15th EOS/ESD Symp., 1993, pp. 73-81.
[41] C. Duvvury and C. Diaz, “Dynamic Gate Coupling of NMOS for Efficient Output
ESD Protection,” Proc. IEEE Int. Reliability Physics Symp., 1992, pp. 141-150.