01.07.2013 Views

Xilinx Constraints Guide

Xilinx Constraints Guide

Xilinx Constraints Guide

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Chapter 4: <strong>Xilinx</strong> <strong>Constraints</strong><br />

The following statement assigns an IFD_DELAY_VALUE increment of 5 to the net<br />

DataIn1:<br />

attribute IFD_DELAY_VALUE : string;<br />

attribute IFD_DELAY_VALUE of DataIn1: label is "5";<br />

Verilog Syntax<br />

Attach a Verilog attribute to the appropriate top-level port.<br />

(* IFD_DELAY_VALUE="value" *) input top_level_port_name;<br />

The following statement assigns an IFD_DELAY_VALUE increment of 5 to the net<br />

DataIn1:<br />

(* IFD_DELAY_VALUE="5" *) input DataIn1;<br />

UCF and NCF Syntax<br />

NET "top_level_port_name" IFD_DELAY_VALUE = value;<br />

value is the numerical IBUF delay setting<br />

The following statement assigns an IFD_DELAY_VALUE increment of 5 to the net<br />

DataIn1:<br />

NET "DataIn1" IFD_DELAY_VALUE = 5;<br />

<strong>Constraints</strong> <strong>Guide</strong><br />

136 www.xilinx.com UG625 (v. 13.2) July 6, 2011

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!