01.07.2013 Views

Xilinx Constraints Guide

Xilinx Constraints Guide

Xilinx Constraints Guide

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

The global OFFSET IN constraint for the DDR case is defined as:<br />

OFFSET = IN value VALID value BEFORE clock RISING;<br />

OFFSET = IN value VALID value BEFORE clock FALLING;<br />

Chapter 3: Timing Constraint Strategies<br />

For OFFSET IN, value determines the time from the capturing clock edge in which data<br />

first becomes valid. In this source synchronous example, the rising data becomes valid<br />

1.25 ns before the capturing rising clock edge and the falling data also becomes valid 1.25<br />

ns before the capturing falling clock edge. For OFFSET IN, the VALID value determines<br />

the duration in which data remains valid. In this example, both the rising and falling<br />

data remains valid for 2.5 ns. For this example, the complete OFFSET IN specification<br />

with an associated PERIOD is:<br />

NET “SysCLk” TNM_NET = “SysClk”;<br />

TIMESPEC “TS_SysClk” = PERIOD “SysClk” 5 ns HIGH 50%;<br />

OFFSET = IN 1.25 ns VALID 2.5 ns BEFORE “SysClk” RISING;<br />

OFFSET = IN 1.25 ns VALID 2.5 ns BEFORE “SysClk” FALLING;<br />

These global constraints cover both data bits of the bus (data1, data2).<br />

<strong>Constraints</strong> <strong>Guide</strong><br />

UG625 (v. 13.2) July 6, 2011 www.xilinx.com 55

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!