01.07.2013 Views

Xilinx Constraints Guide

Xilinx Constraints Guide

Xilinx Constraints Guide

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Chapter 4: <strong>Xilinx</strong> <strong>Constraints</strong><br />

OFFSET IN (Offset In)<br />

Architecture Support<br />

Applicable Elements<br />

The OFFSET IN (Offset In) constraint:<br />

• Specifies the timing requirements of an input interface to the FPGA device.<br />

• Specifies the clock and data timing relationship at the external pads of the FPGA<br />

device.<br />

An OFFSET IN constraint specification checks the setup and hold timing requirements<br />

of all synchronous elements associated with the constraint.<br />

The OFFSET IN constraint is specified using a clock net name. The clock net associated<br />

with the OFFSET IN constraint is the external clock pad. Because the constraint specifies<br />

the clock and data relationship at the external pads of the FPGA, the OFFSET IN<br />

constraint cannot be specified using an internal clock net. However, the OFFSET IN<br />

constraint automatically accounts for any phase or delay adjustments on the clock path<br />

due to components such as the DCM, PLL, MMCM, or IDELAY when analyzing the<br />

setup and hold timing requirements at the capturing synchronous element. In addition,<br />

the constraint propagates through the clock network and automatically applies to all<br />

clocks derived from the original external clock.<br />

The OFFSET IN constraint is global in scope by default. In the global OFFSET IN<br />

constraint, all synchronous elements that are clocked by the specified clock net, and<br />

capture external data, are covered by the constraint. The scope of the synchronous<br />

elements covered by the constraint can be restricted by specifying time groups on a<br />

subset of input data pads, a subset of the capturing synchronous elements, or both.<br />

Applies to all FPGA devices and all CPLD devices.<br />

• Global<br />

• Net-Specific<br />

• Pad Time Group<br />

Syntax Examples<br />

The following examples show how to use this constraint with particular tools or<br />

methods. If a tool or method is not listed, you cannot use this constraint with it.<br />

Although User <strong>Constraints</strong> File (UCF) examples are given below, <strong>Xilinx</strong>® recommends<br />

specifying the OFFSET IN constraint using <strong>Constraints</strong> Editor.<br />

Global Method<br />

The global method is the default OFFSET IN constraint. The global OFFSET IN<br />

constraint applies to all synchronous elements that capture incoming data and are<br />

triggered by the specified clock signal.<br />

Global Method UCF Syntax Example<br />

OFFSET = IN “offset_time” [units] [VALID [UNITS]] {BEFORE|AFTER}<br />

“clk_name” [{RISING|FALLING}];<br />

Global Method PCF Syntax Example<br />

OFFSET = IN “offset_time” [units] [VALID [UNITS]] {BEFORE|AFTER}<br />

COMP “clk_iob_name” [{RISING|FALLING}];<br />

<strong>Constraints</strong> <strong>Guide</strong><br />

194 www.xilinx.com UG625 (v. 13.2) July 6, 2011

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!