25.02.2015 Views

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

PRELIMINARY DATA<br />

Debug module 107<br />

1.8.11 DM.TRBUF (trace buffer register)<br />

This register is specified in Table 32. Fields in this register are used only when<br />

debug software allocates a portion of target system memory space as a trace buffer.<br />

DM.TRBUF<br />

0x100048<br />

Field Bits Size Volatile? Synopsis Type<br />

TR_MODE [1:0] 2 — Trace Buffer mode selection RW<br />

Operation<br />

When read<br />

When written<br />

HARD reset 0<br />

Defines the mode of operation of the trace buffer in the target<br />

system’s memory.<br />

The value in this field is only significant if DM.TRCTL.DESTN = 0b10<br />

(that is, the trace destination is programmed as trace buffer mode).<br />

Value - Description<br />

0b00: Trace buffer disabled. This allows debug software to disable<br />

tracing whilst the other fields (such as TR_SIZE and TR_BASE) are<br />

programmed.<br />

0b01: “Circular trace buffer” mode. The trace buffer acts as a<br />

wrap-around buffer with the newest trace entry overwriting the<br />

oldest.<br />

0b10: “Trace buffer hold” mode. The trace buffer acts as a fixed<br />

length buffer. DM.TRCTL.STALL_MODE (see Section 1.8.10: on<br />

page 97 effects the behavior (see Section : Stall/discard overview<br />

on page 91).<br />

0b11: Undefined<br />

Returns current value<br />

Updates current value.<br />

Undefined behavior may result if this field is changed whilst a trace<br />

message is being written to memory. Software should disable all<br />

watchpoint channel actions that could produce trace messages and<br />

wait long enough to allow any pending messages to drain to<br />

memory. The time to wait is implementation-dependent.<br />

D R A FT<br />

Table 32: DM.TRBUF definition<br />

05-SA-10003 v1.0<br />

<strong>SuperH</strong>, Inc.<br />

<strong>SH</strong>-5 <strong>System</strong> <strong>Architecture</strong>, <strong>Volume</strong> 3: Debug

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!