25.02.2015 Views

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

PRELIMINARY DATA<br />

WP channel type BRK 137<br />

The BRK channel is not a true WP channel - it has no generic PRE and ACTION<br />

registers, and instead has some implicit behavior. BRK is manifested as a WP<br />

channel in order to make its exception state available in a uniform manner (see<br />

Section 1.7: Reset, panic and debug events on page 73).<br />

1.10.1 Match registers<br />

There are no associated PRE or MATCH registers as BRK watchpoints cannot be<br />

filtered.<br />

There is no associated ACTION register as the BRK watchpoint implicitly takes a<br />

debug exception.<br />

1.10.2 Event specifics<br />

Source CPU<br />

Reason: Execution of a BRK instruction, execution of a single-stepped instruction,<br />

or a forced debug interrupt.<br />

D R A FT<br />

05-SA-10003 v1.0<br />

<strong>SuperH</strong>, Inc.<br />

<strong>SH</strong>-5 <strong>System</strong> <strong>Architecture</strong>, <strong>Volume</strong> 3: Debug

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!