25.02.2015 Views

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

PRELIMINARY DATA<br />

Debug event actions 51<br />

WPC.WP_nx_ACTION<br />

where<br />

n = {IA/OA/IV}<br />

x = channel ID (relative to N)<br />

Field Bits Size Volatile? Synopsis Type<br />

ACTION_CHAIN_<br />

ALTER<br />

[7:6] 2 — Enable chain-latch alteration RW<br />

Operation<br />

When read<br />

When written<br />

HARD reset<br />

Specifies if and how a chain latch is modified according to the<br />

match state. The chain latch is specified by the CHAIN_ID field.<br />

Section 1.6: WP channel matching on page 66 defines the<br />

terms used below.<br />

Value - Description<br />

0b00: do not alter the chain latch.<br />

0b01: do not alter the chain latch.<br />

0b10: if EXTRA_HIT, clear the chain latch.<br />

0b11: if EXTRA_HIT, set the chain latch.<br />

Returns current value<br />

Updates value<br />

Undefined<br />

CHAIN_ID [11:8] 4 — Chain-latch ID RW<br />

Operation<br />

When read<br />

When written<br />

HARD reset<br />

Defines the chain-latch used in conjunction with<br />

ACTION_CHAIN_ALTER. Only certain chain-latches can be<br />

controlled by each watchpoint. See Section 4.1.4: Chain latches<br />

on page 243.<br />

Returns current value<br />

Updates value<br />

D R A FT<br />

Undefined<br />

Table 18: WPC.WP_{IA/OA/IV}x_ACTION register definition<br />

05-SA-10003 v1.0<br />

<strong>SuperH</strong>, Inc.<br />

<strong>SH</strong>-5 <strong>System</strong> <strong>Architecture</strong>, <strong>Volume</strong> 3: Debug

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!