25.02.2015 Views

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

PRELIMINARY DATA<br />

70 WP channel matching<br />

Note:<br />

The ACTION_TRACE, ACTION_TRIG_OUT and ACTION_CHAIN_ALTER actions can occur<br />

regardless of whether action_interrupt is enabled.<br />

IA, OA, IV, BR and<br />

WPC_PERF channels are<br />

gated by SR.WATCH, all<br />

others are un-gated<br />

basic_enable ✓<br />

asid_ok ✓<br />

isa/cpumode ok ✓<br />

chain ok ✓<br />

specific matches ✓<br />

action.exception == 1<br />

raise a debug<br />

exception (note, all<br />

other actions are<br />

ignored)<br />

PARTIAL_WP_HIT<br />

if (action.ecount)<br />

decrement ecounter<br />

INITIAL_WP_HIT<br />

EXTRA_HIT (always<br />

‘1’ for non-OA WP<br />

channels)<br />

Figure 2: Channel matching algorithm<br />

FULL_WP_HIT<br />

action.exception == 0<br />

raise appropriate<br />

actions<br />

1.6.4 Behavior when more than one WPC channel matches an<br />

instruction<br />

D R A FT<br />

This section describes the defined behavior when more than one WPC channel (IA,<br />

IV or OA) matches on the same instruction. Most of the text describes the behavior<br />

when in <strong>SH</strong>media mode. The <strong>SH</strong>compact behavior is similar, but with some<br />

divergence; it is described at the end.<br />

<strong>SuperH</strong>, Inc.<br />

<strong>SH</strong>-5 <strong>System</strong> <strong>Architecture</strong>, <strong>Volume</strong> 3: Debug 05-SA-10003 v1.0

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!