25.02.2015 Views

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

PRELIMINARY DATA<br />

116 Debug module<br />

DM.FIFO_ACK<br />

0x100078<br />

Field Bits Size Volatile? Synopsis Type<br />

FF_READ_<br />

ACK<br />

0 1 ✓ DM FIFO transfer acknowledge RO<br />

Operation<br />

When read<br />

When written<br />

HARD reset 0<br />

In “DM FIFO trace Hold” mode or “circular DM FIFO” mode, this is<br />

one of the fields used to transfer data from the DM FIFO to the DM<br />

FIFO port registers.<br />

Value - Description<br />

0: Transfer of trace message data between the DM FIFO and the<br />

DM FIFO port registers is in progress. Software should not attempt<br />

to read the DM FIFO port registers.<br />

1: One trace message has been transferred from the DM FIFO to<br />

the DM FIFO port registers. The DM FIFO port registers can now be<br />

read. This field will remain set until another transfer request<br />

command has been written to the DM.FIFO_REQ.FF_READ_REQ<br />

field.<br />

Ignored<br />

— [63:1] 63 — Reserved RES<br />

Operation<br />

Reserved<br />

When read Returns 0<br />

When written<br />

HARD reset 0<br />

Ignored<br />

Table 37: DM.FIFO_ACK definition<br />

D R A FT<br />

<strong>SuperH</strong>, Inc.<br />

<strong>SH</strong>-5 <strong>System</strong> <strong>Architecture</strong>, <strong>Volume</strong> 3: Debug 05-SA-10003 v1.0

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!