25.02.2015 Views

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

PRELIMINARY DATA<br />

222 Debug tool reset/suspend behavior<br />

Signal Source Meaning<br />

RESET_MODE From tool Allows the tool to determine the type of reset function<br />

performed. The value is sampled during the entire period<br />

when NOTRESETP/NOTRESETM are low.<br />

Value - Description<br />

0: Forces a DEBUG reset regardless of whether the<br />

NOTRESETP or NOTRESETM pin is asserted.<br />

1: A normal POWERON reset or MANUAL reset is initiated<br />

when the corresponding reset pin is asserted.<br />

DM_ENABLE From tool debug module state following reset, sampled at the rising<br />

edge of NOTRESETP/NOTRESETM. Refer to Section 3.2.5: Pin<br />

state during reset on page 203 for more details.<br />

Value - Description<br />

0: The debug module is enabled following reset.<br />

1: The debug module is disabled with its clock source<br />

turned off following reset.<br />

Table 77: JTAG debug header signals<br />

D R A FT<br />

<strong>SuperH</strong>, Inc.<br />

<strong>SH</strong>-5 <strong>System</strong> <strong>Architecture</strong>, <strong>Volume</strong> 3: Debug 05-SA-10003 v1.0

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!