25.02.2015 Views

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

PRELIMINARY DATA<br />

Scalable parameters 247<br />

Thus the recommended sequence for clearing the FIFO is:<br />

... disable all sources of trace generation<br />

while (DM.TRCTL.ff_status != empty) {<br />

-- attempt to clear it<br />

write DM.TRCTL.ff_clear = 1<br />

-- loop for the implementation defined limit at which captured<br />

trace may be generated<br />

tries = 0;<br />

while ((DM.ff_status != empty) &&<br />

(tries < MAX_CLEAR_RETRIES)) {<br />

tries++;<br />

}<br />

}<br />

Note: For <strong>SH</strong>-5 evaluation device, MAX_CLEAR_RETRIES is 400.<br />

4.1.6 Trace message header fields<br />

<strong>SH</strong>-5 evaluation device provides the following watchpoint channels which can<br />

generate trace messages:<br />

Channel name<br />

Function<br />

Source_module<br />

code<br />

IA0 Instruction address 0 0x00<br />

IA1 Instruction address 0 0x01<br />

IA2 Instruction address 0 0x02<br />

IA3 Instruction address 0 0x03<br />

Event_type code<br />

D R A FT<br />

OA0 Operand address 0 0x04<br />

OA1 Operand address 0 0x05<br />

IV0 Instruction value 0 0x06<br />

IV1 Instruction value 0 0x07<br />

BR Branch trace 0 0x08<br />

Table 89: <strong>SH</strong>-5 evaluation device trace message codes<br />

05-SA-10003 v1.0<br />

<strong>SuperH</strong>, Inc.<br />

<strong>SH</strong>-5 <strong>System</strong> <strong>Architecture</strong>, <strong>Volume</strong> 3: Debug

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!