25.02.2015 Views

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

PRELIMINARY DATA<br />

WP channel type PL 195<br />

DM.WP_PLx_CBHDR<br />

where x = channel id<br />

Note that when the PLx channel is not enabled,<br />

the contents of all fields of this register are<br />

undefined.<br />

Field Bits Size Volatile? Synopsis Type<br />

PLINK_SOURCE [31:24] 8 ✓ <strong>SuperH</strong>yway transaction header RO<br />

Operation<br />

When read<br />

When written<br />

HARD reset<br />

This field is the source specified in the bus request or response.<br />

Returns current value<br />

Ignored<br />

Undefined<br />

PLINK_ADDRESS [55:32] 24 ✓ <strong>SuperH</strong>yway transaction header RO<br />

Operation<br />

When read<br />

When written<br />

HARD reset<br />

This field is the address specified in the bus request.<br />

Returns current value<br />

Ignored<br />

Undefined<br />

PLINK_MASK [63:56] 8 ✓ <strong>SuperH</strong>yway transaction header RO<br />

Operation<br />

When read<br />

When written<br />

HARD reset<br />

This field is the mask specified in the bus request.<br />

Returns current value<br />

Ignored<br />

Undefined<br />

Table 69: DM.WP_PLx_CBHDR register definition<br />

D R A FT<br />

05-SA-10003 v1.0<br />

<strong>SuperH</strong>, Inc.<br />

<strong>SH</strong>-5 <strong>System</strong> <strong>Architecture</strong>, <strong>Volume</strong> 3: Debug

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!