25.02.2015 Views

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SuperH (SH) 64-bit RISC Series SH-5 System Architecture, Volume ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

PRELIMINARY DATA<br />

Debug event actions 57<br />

DM.WP_nx_ACTION<br />

where<br />

n= {IA/OA/IV},<br />

x = channel ID (relative to N)<br />

Field Bits Size Volatile? Synopsis Type<br />

TRACE_TYPE 14 1 — Trace message type RW<br />

ENABLE_TRACE<br />

_TIMESTAMP<br />

Operation<br />

When read<br />

When written<br />

HARD reset<br />

Specifies the type of the trace message generated (see Section<br />

: Trace message types on page 119).:<br />

Value - Description<br />

0: trigger trace message<br />

1: background trace message<br />

Returns current value<br />

Updates value<br />

Undefined<br />

15 1 — Enable trace timestamp RW<br />

Operation<br />

When read<br />

When written<br />

HARD reset<br />

Enable timestamp in trace message:<br />

Value - Description<br />

0: no timestamp<br />

1: trace message includes timestamp value<br />

Returns current value<br />

Updates value<br />

Undefined<br />

Table 19: DM.WP_{IA/OA/IV}x_ACTION register definition<br />

D R A FT<br />

05-SA-10003 v1.0<br />

<strong>SuperH</strong>, Inc.<br />

<strong>SH</strong>-5 <strong>System</strong> <strong>Architecture</strong>, <strong>Volume</strong> 3: Debug

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!