Chapter 10 Memory Subsystem.pdf

Public Version
General-Purpose Memory Controller www.ti.com
Bits Field Name Description Type Reset
31:12 RESERVED Write 0s for future compatibility. Read returns 0s. RW 0x00000
11:8 MASKADDRESS CS mask address. RW 0xF
0x0000: Chip-select size of 256 Mbytes
0x1000: Chip-select size of 128 Mbytes
0x1100: Chip-select size of 64 Mbytes
0x1110: Chip-select size of 32 Mbytes
0x1111: Chip-select size of 16 Mbytes
Other values must be avoided as they create holes in the
chip-select address space.
7 RESERVED Write 0s for future compatibility. Read returns 0. RW 0x0
6 CSVALID CS enable RW See (1)
0x0: CS disabled
0x1: CS enabled
5:0 BASEADDRESS CSi base address (16M bytes minimum granularity) bits [5:0] RW 0x00
corresponds to A29, A28, A27, A26, A25, and A24. See
Figure 10-6
(1) Reset value is 0x1 for CS0 and 0x0 for CS1 to CS7
Table 10-62. Register Call Summary for Register GPMC_CONFIG7_i
General-Purpose Memory Controller
• Chip-Select Base Address and Region Size Configuration: [0] [1] [2]
• NAND Device Basic Programming Model: [3]
• GPMC Register Summary: [4]
Table 10-63. GPMC_NAND_COMMAND_i
Address Offset 0x0000 007C + (0x0000 0030 * i) Index i = 0 to 7
Physical Address 0x6E00 007C + (0x0000 0030 * i) Instance GPMC
Description This register is not a true register, just an address location.
Type W
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
GPMC_NAND_COMMAND
Bits Field Name Description Type Reset
31:0 GPMC_NAND_COMMAND This register is not a true register, just an address W n/a
location.
Table 10-64. Register Call Summary for Register GPMC_NAND_COMMAND_i
General-Purpose Memory Controller
• NAND Device Basic Programming Model: [0] [1] [2] [3] [4] [5] [6]
• GPMC Register Summary: [7]
Table 10-65. GPMC_NAND_ADDRESS_i
Address Offset 0x0000 0080 + (0x0000 0030 * i) Index i = 0 to 7
Physical Address 0x6E00 0080 + (0x0000 0030 * i) Instance GPMC
Description This register is not a true register, just an address location.
Type W
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
GPMC_NAND_ADDRESS
2194 Memory Subsystem SPRUGN4L–May 2010–Revised June 2011
Copyright © 2010–2011, Texas Instruments Incorporated