Chapter 10 Memory Subsystem.pdf

Public Version
SDRAM Controller (SDRC) Subsystem www.ti.com
SDRC_SIDLEACK signal and the input clock frequency can be changed or stopped, depending on the
scenario. After the input clock is stable again, SDRC_IDLEREQ is de-asserted. The DLL then relocks and
the SDRC can be accessed normally. Putting the DLL in idle mode during the clock frequency change is
required because it cannot automatically relock. It might get into a non-functional state and a new manual
DLL configuration phase would then be required, with the risk of corrupting accesses in the mean time.
10.2.4 SDRC Subsystem Functional Description
The SMS optimizes the SDRAM memory usage to provide:
• The QoS level required by each of the initiators in the system
• A VRFB module (also called the 2D rotation engine) that minimizes the SDRAM page-miss penalty
when accessing rotated (that is, nonsequentially addressed) lines in a graphic frame buffer
10.2.4.1 SDRAM Memory Scheduler
The SMS module is split into the following subsystems:
• L3 interconnect slave port
• VRFB: Rotation engine (RE)
• Configuration register file
• Request buffers
• Arbitration logic
• SDRC interface: master port
• Debug port
• Response buffer
Figure 10-48 shows the top-level diagram of the SMS.
2218 Memory Subsystem SPRUGN4L–May 2010–Revised June 2011
Copyright © 2010–2011, Texas Instruments Incorporated