Chapter 10 Memory Subsystem.pdf
Chapter 10 Memory Subsystem.pdf
Chapter 10 Memory Subsystem.pdf
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
Public Version<br />
www.ti.com SDRAM Controller (SDRC) <strong>Subsystem</strong><br />
• NOfServices/ExtendedGrant have higher priority than the PWM counter.<br />
• The PWM counter is reloaded with M and N when it reaches 1 and an arbitration decision must be<br />
made.<br />
• The priority order is as follows:<br />
– Current burst service lock (assuming subsequent burst requests available when required)<br />
– Class 0<br />
– ExtendedGrant and NOfServices atomicity (assuming subsequent burst requests available when<br />
required)<br />
– Class 1 if PWM priority is to class 1; class 2 if PWM priority is to class 2<br />
– Class 2 if PWM priority is to class 1; class 1 if PWM priority is to class 2<br />
<strong>10</strong>.2.4.1.4 Firewalls<br />
Access permissions can be defined in the target memory address space on a per-initiator basis. Initiators<br />
are differentiated using the interconnect ConnID extension.<br />
Permissions are allocated to the various initiators on a per-region basis. The memory regions are<br />
programmable using a start address and an end address that are defined with 64K-byte granularity. Up to<br />
seven distinct regions can be defined; the software must ensure that they do not overlap.<br />
The remaining memory space (total memory space minus the protected areas) is defined as region 0.<br />
Depending on whether the access is a read or a write, and depending on the in-band request qualifiers, a<br />
region may be given specific access permissions. When an access is received by the SMS, the access<br />
checked against the access attributes.<br />
• The read permission is initiator-based and is controlled using the SMS.SMS_RG_RDPERMi register.<br />
• The write permission is initiator-based and is controlled using the SMS.SMS_RG_WRPERMi register.<br />
• The REQINFO bits taken into account are the incoming MReqInfo attributes: Debug, privilege, and<br />
attribute, along with the host parameter decoded in the SMS module (see the<br />
SMS.SMS_RG_ATTi[31:0] REQINFO field). For the SMS firewall, the host parameter is set for the<br />
MPU initiator and the sDMA initiator. The decoding of the host parameter, based on the MPU ConnID<br />
and sDMAConnID generic parameters (defined at design time), is done inside the SMS module.<br />
• Whether the access is accepted (there is one valid bit for each ReqInfo pattern) can be specified for<br />
each ReqInfo pattern. ReqInfo permission is controlled using the region attributes register<br />
SMS.SMS_RG_ATTi[31:0] REQINFO field.<br />
Table <strong>10</strong>-99 lists the ReqInfo parameters ordering.<br />
Table <strong>10</strong>-99. ReqInfo Parameters Ordering<br />
Host Privilege Reserved Debug Type Req SMS.SMS_RG_ATTi[31:0]<br />
for Non-GP Info REQINFO Field<br />
Devices<br />
0: Nonhost 0: User Reserved 0: Functional 0: Data Transfer<br />
1: Host 1: Supervisor 1: Debug 1: Opcode Fetch<br />
N/A (1)<br />
0b0...000000000<br />
0 0 0 0 0 0 0b0...000000001<br />
0 0 0 0 0 1 0b0...0000000<strong>10</strong><br />
0 0 0 1 0 2 0b0...000000<strong>10</strong>0<br />
0 1 1 1 0 14 0b0...000001...00<br />
0 1 1 1 1 15 0b0...00001...000<br />
1 0 0 0 0 16 0b0...0001...0000<br />
1 0 0 0 1 17 0b0...001...00000<br />
1 1 1 0 1 29 0b00<strong>10</strong>...000000<br />
1 1 1 1 0 30 0b0<strong>10</strong>0...000000<br />
1 1 1 1 1 31 0b<strong>10</strong>00...000000<br />
(1) Access to the region is not allowed<br />
SPRUGN4L–May 20<strong>10</strong>–Revised June 2011 <strong>Memory</strong> <strong>Subsystem</strong>2223<br />
Copyright © 20<strong>10</strong>–2011, Texas Instruments Incorporated<br />
...<br />
...