Chapter 10 Memory Subsystem.pdf
Chapter 10 Memory Subsystem.pdf
Chapter 10 Memory Subsystem.pdf
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
Public Version<br />
www.ti.com SDRAM Controller (SDRC) <strong>Subsystem</strong><br />
Table <strong>10</strong>-147. SMS_ROT_SIZEn<br />
Address Offset 0x0000 0184 + (0x0000 00<strong>10</strong> * n) Index n = 0 to 11<br />
Physical Address 0x6C00 0184 + (0x0000 00<strong>10</strong> * n) Instance SMS<br />
Description This register configures the bank organization for context #n.<br />
Type RW<br />
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 <strong>10</strong> 9 8 7 6 5 4 3 2 1 0<br />
RESERVED IMAGEHEIGHT RESERVED IMAGEWIDTH<br />
Bits Field Name Description Type Reset<br />
31:27 RESERVED Write 0s for future compatibility. Read returns 0s. RW 0x00<br />
26:16 IMAGEHEIGHT Image height in pixels for context #n RW 0x000<br />
15:11 RESERVED Write 0s for future compatibility. Read returns 0s. RW 0x00<br />
<strong>10</strong>:0 IMAGEWIDTH Image width in pixels for context #n RW 0x000<br />
Table <strong>10</strong>-148. Register Call Summary for Register SMS_ROT_SIZEn<br />
SDRAM Controller (SDRC) <strong>Subsystem</strong><br />
• Rotation Engine: [0] [1] [2]<br />
• VRFB Context Configuration: [3] [4]<br />
• Applicative Use Case and Tips: [5] [6]<br />
• SMS Register Summary: [7]<br />
Table <strong>10</strong>-149. SMS_ROT_PHYSICAL_BAn<br />
Address Offset 0x0000 0188 + (0x0000 00<strong>10</strong> * n) Index n = 0 to 11<br />
Physical Address 0x6C00 0188 + (0x0000 00<strong>10</strong> * n) Instance SMS<br />
Description This register allows to configure the physical base address for context #n.<br />
Type RW<br />
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 <strong>10</strong> 9 8 7 6 5 4 3 2 1 0<br />
RESERVED<br />
PHYSICALBA<br />
Bits Field Name Description Type Reset<br />
31 RESERVED Write 0s for future compatibility. Read returns 0s. RW 0x0<br />
30:0 PHYSICALBA Physical base address of the frame buffer for context #n in SDRAM RW 0x00000000<br />
Table <strong>10</strong>-150. Register Call Summary for Register SMS_ROT_PHYSICAL_BAn<br />
SDRAM Controller (SDRC) <strong>Subsystem</strong><br />
• Rotation Engine: [0]<br />
• VRFB Context Configuration: [1]<br />
• Applicative Use Case and Tips: [2]<br />
• Physical vs Virtual Address Spaces: [3]<br />
• SMS Register Summary: [4]<br />
<strong>10</strong>.2.8 SDRC Register Manual<br />
<strong>10</strong>.2.8.1 SDRC Instance Summary<br />
Table <strong>10</strong>-151 gives some details on the SDRC module instance.<br />
SPRUGN4L–May 20<strong>10</strong>–Revised June 2011 <strong>Memory</strong> <strong>Subsystem</strong><br />
Copyright © 20<strong>10</strong>–2011, Texas Instruments Incorporated<br />
2295