Chapter 10 Memory Subsystem.pdf
Chapter 10 Memory Subsystem.pdf
Chapter 10 Memory Subsystem.pdf
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
Public Version<br />
SDRAM Controller (SDRC) <strong>Subsystem</strong> www.ti.com<br />
Address Offset 0x0000 0158<br />
Table <strong>10</strong>-133. SMS_CLASS_ARBITER2<br />
Physical Address 0x6C00 0158 Instance SMS<br />
Description This register controls the arbitration parameters between the class 2 request groups.<br />
Type RW<br />
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 <strong>10</strong> 9 8 7 6 5 4 3 2 1 0<br />
RESERVED<br />
BURST-COMPLETE<br />
RESERVED EXTENDEDGRANT RESERVED<br />
Bits Field Name Description Type Reset<br />
31:30 RESERVED Write 0s for future compatibility. Read returns 0s. RW 0x0<br />
29:26 BURST-COMPLETE Delayed service until burst request complete RW 0x0<br />
BurstComplete[k], k= 2 to 5 (BURST-COMPLETE[29] is for group<br />
number 5, BURST-COMPLETE[28] is for group number 4,<br />
BURST-COMPLETE[27] is for group number 3,<br />
BURST-COMPLETE[26] is for group number 2)<br />
0x0: Group #k request to arbiter issued as soon as the first burst<br />
request is available<br />
0x1: Group #k request to arbiter delayed until a complete burst<br />
transaction is buffered<br />
25:20 RESERVED Write 0s for future compatibility. Read returns 0s. RW 0x00<br />
19:12 EXTENDEDGRANT Vector specifying the number of consecutive services a group is RW 0x55<br />
granted. 2 bits per group ExtendedGrant[2*k+1,2*k], k = 2 to 5<br />
(EXTENDEDGRANT[19:18] is for group number 5,<br />
EXTENDEDGRANT[17:16] is for group number 4,<br />
EXTENDEDGRANT[15:14] is for group number 3,<br />
EXTENDEDGRANT[13:12] is for group number 2)<br />
0x1: 1 service for group #k when granted<br />
0x2: 2 services for group #k when granted<br />
0x3: 3 services for group #k when granted<br />
11:6 RESERVED Write 0s for future compatibility. Read returns 0s. RW 0x00<br />
5:2 HIGHPRIOVECTOR Vector allocating a higher priority to one of the class members. A RW 0x0<br />
single group may be given this attribute at a time. HighPrioVector[k],<br />
k= 2 to 5 (HIGHPRIOVECTOR[5] is for group number 5,<br />
HIGHPRIOVECTOR[4] is for group number 4,<br />
HIGHPRIOVECTOR[3] is for group number 3,<br />
HIGHPRIOVECTOR[2] is for group number 2)<br />
0x0: Group #k has standard priority (LRU based).<br />
0x1: Group #k has the highest priority over all other class members.<br />
1:0 RESERVED Write 0s for future compatibility. Read returns 0s. RW 0x0<br />
Table <strong>10</strong>-134. Register Call Summary for Register SMS_CLASS_ARBITER2<br />
SDRAM Controller (SDRC) <strong>Subsystem</strong><br />
• Arbitration Policy: [0] [1]<br />
• <strong>Memory</strong>-Access Scheduler Configuration: [2]<br />
• Arbitration Decision: [3]<br />
• SMS Register Summary: [4]<br />
2290<strong>Memory</strong> <strong>Subsystem</strong> SPRUGN4L–May 20<strong>10</strong>–Revised June 2011<br />
Copyright © 20<strong>10</strong>–2011, Texas Instruments Incorporated<br />
HIGHPRIOVECTOR<br />
RESERVED