Chapter 10 Memory Subsystem.pdf
Chapter 10 Memory Subsystem.pdf
Chapter 10 Memory Subsystem.pdf
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
Public Version<br />
www.ti.com SDRAM Controller (SDRC) <strong>Subsystem</strong><br />
All settings for the power-saving features are common to the two CSs. When two CSs are used, however,<br />
only the accessed CS exits self-refresh or deep-power-down mode.<br />
If the SDRC.SDRC_POWER_REG[6] SRFRONIDLEREQ bit is enabled, the SDRC enters self-refresh<br />
mode on a hardware idle request from the PRCM. The memory clock is automatically switched off, after<br />
which the SDRC sends an acknowledge back to the PRCM. In this situation, the power manager can<br />
switch the SDRC clock off. Therefore, if the SDRC is connected to a DDR memory, and if the DLL is<br />
enabled and in TrackingDelay mode, the SDRC waits for the lock status bit of the DLL to be asserted<br />
before accessing the memory when the system exits the idle state. The WAKEUPPROC bit of the<br />
SDRC_POWER_REG register enables the SDRC to automatically wait for 500 cycles (DLL relocking<br />
maximum time) before accessing the memory instead of using the LOCK signal. These 500 wait cycles<br />
are obeyed only when the DLL is set in TrackingDelay mode. For SDR mode and DLL ModeFixedDelay<br />
mode, the access is processed immediately. This mechanism is independent of the CLKCTRL field.<br />
NOTE: DLL Behavior Upon a Warm Reset Assertion:<br />
Upon a warm reset (the SDRC_DLLA_CTRL[3] ENADLL bit is not reset as it is not sensitive<br />
to warm reset but the DLL will be in unlock mode since DLL is reset. To lock the DLL again,<br />
theSDRC_DLLA_CTRL[3] ENADLL needs to be made 0 and then made 1 again. This will<br />
trigger a locking sequence.<br />
<strong>10</strong>.2.4.4.9.3 Static Low-Power Operating Modes<br />
The software-driven controls for low-power operation modes include:<br />
• Possibility to put the memory in self-refresh using the manual command register<br />
(SDRC.SDRC_MANUAL_p (where p = 0 or 1 for SDRC CS0 or CS1). Each CS can be controlled<br />
independently. If both CSs are in self-refresh, the external SDRAM clock can be switched off by setting<br />
the SDRC.SDRC_POWER_REG[3] EXTCLKDIS control bit to 1. Self-refresh can be exited<br />
automatically if an access is initiated onto the CS. Only DPD must be exited manually.<br />
• Possibility to put the memory in deep-power-down mode, if supported by the SDRAM, using the<br />
manual command register. Each CS can be controlled independently. The external SDRAM clock can<br />
be switched off if both CSs are either in self-refresh or deep-power-down mode by setting the<br />
SDRC.SDRC_POWER_REG[3] EXTCLKDIS control bit to 1. Another manual command must be used<br />
for the memory to exit deep-power-down mode. After a memory exits from that mode all data are lost,<br />
and a full initialization sequence must be sent to the device, before it can be used.<br />
<strong>10</strong>.2.4.4.<strong>10</strong> SDRC Power-Down Mode<br />
In some applications, the SDRC power domain can be powered down while the external memory is in<br />
self-refresh mode.<br />
When the SDRC is powered off, an isolation stage prevents an unwanted exit from self-refresh when the<br />
context is restored. SDRC outputs that control the SDRAM are set to maintain self-refresh or<br />
deep-power-down (CKE low).<br />
When a reset occurs, the default reset state of the SDRC is power-down enable (PDE).<br />
When exiting the off mode:<br />
• Power is restored to the SDRC.<br />
• The software reconfigures all registers. If the NOMEMORYMRS bit is set, the MR and EMR registers<br />
can be set through the SDRC.SDRC_MR_p and SDRC.SDRC_EMR2_p registers (see<br />
Section <strong>10</strong>.2.4.5, Mode Registers).<br />
• Exit from self-refresh mode is achieved through the SDRC.SDRC_MANUAL_p CMDCODE field.<br />
Because exit from the self-refresh field is unconditional (that is, the current state of the SDRC<br />
state-machine is not considered), ensure that autorefresh is disabled.<br />
Once the context is successfully restored, the software can reinitialize the SDRAM or return the SDRAM<br />
to self-refresh. When the device successfully exits self-refresh, autorefresh must be re-enabled.<br />
SPRUGN4L–May 20<strong>10</strong>–Revised June 2011 <strong>Memory</strong> <strong>Subsystem</strong><br />
Copyright © 20<strong>10</strong>–2011, Texas Instruments Incorporated<br />
2241