Geode GXLV Processor Series Low Power Integrated x86 Solutions

More documents

Recommendations

Info

Geode GXLV Processor SeriesIntegrated Functions (Continued)4.4.2 Master/Slave RegistersWhen starting a BitBLT or vector operation, the graphicspipeline registers are latched from the master registers tothe slave registers. A second BitBLT or vector operationcan then be loaded into the master registers while the firstoperation is rendered. If a second BLT is pending in themaster registers, any write operations to the graphicspipeline registers will corrupt the values of the pendingBLT. Software must prevent this from happening by checkingthe “BLT Pending” bit in the GP_BLT_STATUS register(GX_BASE+820Ch[2]).Most of the graphics pipeline registers are latched directlyfrom the master registers to the slave registers whenstarting a new BitBLT or vector operation. Some registers,however, use the updated slave values if the master registershave not been written, which allows software to rendersuccessive primitives without loading some of theregisters as outlined in Table 4-20.4.4.3 Pattern GenerationThe graphics pipeline contains hardware support for 8x8monochrome patterns (expanded to two colors), 8x8dither patterns (expanded to four colors), and 8x1 colorpatterns. The pattern hardware, however, does not maintaina pattern origin, so the pattern data must be justifiedbefore it is loaded into the GXLV processor’s registers. Forsolid primitives, the pattern hardware is disabled and thepattern color is always sourced from theGP_PAT_COLOR_0 register (GX_BASE+8110h).Table 4-20. Graphics Pipeline RegistersMasterGP_DST_XCOORGP_DST_YCOORGP_INIT_ERRORGP_SRC_YCOORFunctionNext X position along vector.Master register if written, otherwise:Unchanged slave if BLT, source mode = bitmap.Slave + width if BLT, source mode = text glyphNext Y position along vector.Master register if written, otherwise:Slave +/- height if BLT, source mode = bitmap.Unchanged slave if BLT, source mode = text glyph.Master register if written, otherwise:Initial error for the next pixel along the vector.Master register if written, otherwise:Slave +/- height if BLT, source mode = bitmap.www.national.com 126 Revision 1.3
Integrated Functions (Continued)4.4.3.1 Monochrome PatternsSetting the pattern mode to 01b (GX_BASE+8200h[9:8] =01b) in the GP_RASTER_MODE register selects themonochrome patterns (see bit details on page 131).Those pixels corresponding to a clear bit (0) in the patternare rendered using the color specified in theGP_PAT_COLOR_0 (GX_BASE+8110h) register, andthose pixels corresponding to a set bit (1) in the patternare rendered using the color specified in theGP_PAT_COLOR_1 register (GX_BASE+8112h).If the pattern transparency bit is set high in theGP_RASTER_MODE register, those pixels correspondingto a clear bit in the pattern data are not drawn.Monochrome patterns use registers GP_PAT_DATA_0(GX_BASE+ Memory Offset 8120h) andGP_PAT_DATA_1 (GX_BASE+ memory Offset 8124h) forthe pattern data. Bits [7:0] of GP_PAT_DATA_0 correspondto the first row of the pattern, and bit 7 correspondsto the leftmost pixel on the screen. How the pattern andthe registers fully relate is illustrated in Figure 4-12.4.4.3.2 Dither PatternsSetting the pattern mode to 10b (GX_BASE+8200h[9:8] =10b) in the GP_RASTER_MODE register selects thedither patterns. Two bits of pattern data are used for eachpixel, allowing color expansion to four colors. The colorsare specified in the GP_PAT_COLOR_0 throughGP_PAT_COLOR_3 registers (Table 4-24 on page 130).Dither patterns use all 128 bits of pattern data. Bits [15:0]of GP_PAT_DATA_0 correspond to the first row of the pattern(the lower byte contains the least significant bit ofeach pixel’s pattern color and the upper byte contains themost significant bit of each pixel’s pattern color). This isillustrated in Figure 4-13.GP_PAT_DATA_0 (GPD0) = 0x441100AAGP_PAT_DATA_1 (GPD1) = 0x115500AAGP_PAT_DATA_2 (GPD2) = 0x441100AAGP_PAT_DATA_3 (GPD3) = 0x115500AAGeode GXLV Processor SeriesGP_PAT_DATA_0 (GPD0) = 0x804122141422418041221408GP_PAT_DATA_1 (GPD1) = 0x08142241GPD0[7:0]GPD0[15:8]GPD0[23:16]GPD0[31:24]GPD1[7:0]GPD1[15:8]GPD1[23:16]GPD1[31:24]00AA00AA441100AA115500AA441100AA11550 0 0 0 0 0 0 01 0 1 0 1 0 1 001 00 01 00 01 00 01 00 GPD0[15:0]00 10 00 01 00 10 00 01 GPD0[31:16]01 00 01 00 01 00 01 00GPD1[15:0]00 01 00 11 00 01 00 11 GPD1[31:16]01 00 01 00 01 00 01 00GPD2[15:0]00 10 00 01 00 1000 01 GPD2[31:16]01 00 01 00 01 00 01 00 GPD3[15:0]00 01 00 11 00 01 00 11 GPD3[31:16]Figure 4-12. Example of Monochrome PatternsFigure 4-13. Example of Dither PatternsRevision 1.3 127 www.national.com
Page 4 and 5:
Geode GXLV Processor SeriesTable of
Page 6 and 7:
Page 8:
Page 12 and 13:
Geode GXLV Processor SeriesArchitec
Page 15 and 16:
Architecture Overview (Continued)Ge
Page 17 and 18:
Architecture Overview (Continued)SD
Page 19 and 20:
2.0 Signal DefinitionsThis section
Page 21 and 22:
Signal Definitions (Continued)Index
Page 23 and 24:
Signal Definitions (Continued)PinNo
Page 25 and 26:
Signal Definitions (Continued)Table
Page 27 and 28:
Signal Definitions (Continued)PinNo
Page 29 and 30:
Signal Definitions (Continued)Table
Page 31 and 32:
Signal Definitions (Continued)2.2 S
Page 33 and 34:
Signal Definitions (Continued)2.2.2
Page 35 and 36:
Page 37 and 38:
Page 39 and 40:
Page 41 and 42:
3.0 Processor ProgrammingThis secti
Page 43 and 44:
Processor Programming (Continued)3.
Page 45 and 46:
Page 47 and 48:
Page 49 and 50:
Processor Programming (Continued)Bi
Page 51 and 52:
Processor Programming (Continued)Ta
Page 53 and 54:
Processor Programming (Continued)Bi
Page 55 and 56:
Page 57 and 58:
Page 59 and 60:
Page 61 and 62:
Processor Programming (Continued)Th
Page 63 and 64:
Page 65 and 66:
Processor Programming (Continued)Ad
Page 67 and 68:
Page 69 and 70:
Processor Programming (Continued)Se
Page 71 and 72:
Page 73 and 74:
Processor Programming (Continued)TY
Page 75 and 76: Processor Programming (Continued)Ta
Page 77 and 78: Processor Programming (Continued)3.
Page 89 and 90: Processor Programming (Continued)Wh
Page 95 and 96: Processor Programming (Continued)Bi
Page 97 and 98: Integrated Functions (Continued)4.1
Page 101 and 102: Integrated Functions (Continued)Mne
Page 105 and 106: Integrated Functions (Continued)Bit
Page 111 and 112: Integrated Functions (Continued)ACT
Page 119 and 120: Integrated Functions (Continued)Tab
Page 121 and 122: Integrated Functions (Continued)SDR
Page 125: Integrated Functions (Continued)4.4
Page 137 and 138: Integrated Functions (Continued).Re
Page 139 and 140: Integrated Functions (Continued)640
Page 143 and 144: Integrated Functions (Continued)GX_
Page 145 and 146: Integrated Functions (Continued)11:
Page 149 and 150: Integrated Functions (Continued)9:0
Page 177 and 178:
Power Management (Continued)CPU Sus
Page 179 and 180:
Power Management (Continued)5.2.2 I
Page 181 and 182:
Power Management (Continued)5.3 POW
Page 183 and 184:
Power Management (Continued)Table 5
Page 185 and 186:
Electrical Specifications (Continue
Page 187 and 188:
Page 189 and 190:
Page 191 and 192:
Page 193 and 194:
Page 195 and 196:
Page 197 and 198:
Page 199 and 200:
Page 201 and 202:
Page 203 and 204:
Page 205 and 206:
Page 207 and 208:
7.0 Instruction SetThis section sum
Page 209 and 210:
Instruction Set (Continued)7.1.2.3
Page 211 and 212:
Page 213 and 214:
Page 215 and 216:
Page 217 and 218:
Instruction Set (Continued)Table 7-
Page 219 and 220:
Instruction Set (Continued)Instruct
Page 221 and 222:
Instruction Set (Continued)JMP Unco
Page 223 and 224:
Page 225 and 226:
Page 227 and 228:
Page 229 and 230:
Page 231 and 232:
Page 233 and 234:
Instruction Set (Continued)7.5 MMX
Page 235 and 236:
Instruction Set (Continued)PCMPEQB
Page 237 and 238:
Instruction Set (Continued)PUNPCKHW
Page 239 and 240:
Page 241 and 242:
Package Specifications (Continued)C
Page 243 and 244:
Package Specifications (Continued)8
Page 245 and 246:
Package Specifications (Continued)S
Page 247:
Geode GXLV Processor Series Low Pow
show all

Geode GXLV Processor Series Low Power Integrated x86 Solutions

Create successful ePaper yourself

Delete template?

Save as template?