Geode GXLV Processor Series Low Power Integrated x86 Solutions

More documents

Recommendations

Info

Geode GXLV Processor SeriesElectrical Specifications (Continued)TCKTDI,TMS1.5Vt10t12t6t8TDOt7t9OutputSignalst11t13InputSignalsFigure 6-15. JTAG Test Timingswww.national.com 206 Revision 1.3
7.0 Instruction SetThis section summarizes the Geode GXLV processorinstruction set and provides detailed information on theinstruction encodings. The instruction set is divided intofour categories:• Processor Core Instruction Set - listed in Table 7-27 onpage 217.• FPU Instruction Set - listed in Table 7-29 on page 229.• MMX Instruction Set - listed in Table 7-31 on page 234.• ExtendedMMXInstructionSet-listedinTable7-33onpage 239.These tables provide information on the instruction encoding,and the instruction clock counts for each instruction.The clock count values for these tables are based on thefollowing assumptionscalculation uses two general register components,add one clock to the clock count shown.7. All clock counts assume aligned 32-bit memory/IOoperands.8. If instructions access a 32-bit operand on oddaddresses, add one clock for read or write and addtwo clocks for read and write.9. For non-cached memory accesses, add two clocks(clock doubled GXLV processor cores) or four clocks(clock tripled GXLV processor cores), assuming zerowait state memory accesses.10. Locked cycles are not cacheable. Therefore, using theLOCK prefix with an instruction adds additional clocksas specified in item 9 above.Geode GXLV Processor Series1. All clock counts refer to the internal processor coreclock frequency. For example, clock doubled GXLVprocessor cores will reference a clock frequency thatis twice the bus frequency.2. The instruction has been prefetched, decoded and isready for execution.3. Bus cycles do not require wait states.4. There are no local bus HOLD requests delayingprocessor access to the bus.5. No exceptions are detected during instruction execution.6. If an effective address is calculated, it does not usetwo general register components. One register,scaling and displacement can be used within theclock count shown. However, if the effective address7.1 GENERAL INSTRUCTION SET FORMATDepending on the instruction, the GXLV processor coreinstructions follow the general instruction format shown inTable 7-1.These instructions vary in length and can start at any byteaddress. An instruction consists of one or more bytes thatcan include prefix bytes, at least one opcode byte, a modr/m byte, an s-i-b byte, address displacement, and immediatedata. An instruction can be as short as one byte andas long as 15 bytes. If there are more than 15 bytes in theinstruction, a general protection fault (error code 0) is generated.The fields in the general instruction format at the bytelevel are summarized in Table 7-2 and detailed in the followingsubsections.Table 7-1. General Instruction Set FormatRegister and Address Mode SpecifierPrefix (optional)Opcodemod r/m Bytes-i-b Bytemod reg r/m ss index baseAddressDisplacementImmediateData0 or More Bytes 1 or 2 Bytes 7:6 5:3 2:0 7:6 5:3 2:0 0, 8, 16, or 32 Bits 0, 8, 16, or 32 BitsTable 7-2. Instruction FieldsField NamePrefix (optional)Opcodemodregr/mssindexbaseAddress DisplacementImmediate DataDescriptionPrefix Field(s): One or more optional fields that are used to specify segment register override, addressand operand size, repeat elements in string instruction, LOCK# assertion.Opcode Field: Identifies instruction operation.Address Mode Specifier: Used with r/m field to select addressing mode.General Register Specifier: Uses reg, sreg3 or sreg2 encoding depending on opcode field.Address Mode Specifier: Used with mod field to select addressing mode.Scale factor: Determines scaled-index address mode.Index: Determines general register to be used as index register.Base: Determines general register to be used as base register.Displacement: Determines address displacement.Immediate Data: Immediate data operand used by instruction.Revision 1.3 207 www.national.com
Page 4 and 5:
Geode GXLV Processor SeriesTable of
Page 6 and 7:
Page 8:
Page 12 and 13:
Geode GXLV Processor SeriesArchitec
Page 15 and 16:
Architecture Overview (Continued)Ge
Page 17 and 18:
Architecture Overview (Continued)SD
Page 19 and 20:
2.0 Signal DefinitionsThis section
Page 21 and 22:
Signal Definitions (Continued)Index
Page 23 and 24:
Signal Definitions (Continued)PinNo
Page 25 and 26:
Signal Definitions (Continued)Table
Page 27 and 28:
Signal Definitions (Continued)PinNo
Page 29 and 30:
Signal Definitions (Continued)Table
Page 31 and 32:
Signal Definitions (Continued)2.2 S
Page 33 and 34:
Signal Definitions (Continued)2.2.2
Page 35 and 36:
Page 37 and 38:
Page 39 and 40:
Page 41 and 42:
3.0 Processor ProgrammingThis secti
Page 43 and 44:
Processor Programming (Continued)3.
Page 45 and 46:
Page 47 and 48:
Page 49 and 50:
Processor Programming (Continued)Bi
Page 51 and 52:
Processor Programming (Continued)Ta
Page 53 and 54:
Page 55 and 56:
Page 57 and 58:
Page 59 and 60:
Page 61 and 62:
Processor Programming (Continued)Th
Page 63 and 64:
Page 65 and 66:
Processor Programming (Continued)Ad
Page 67 and 68:
Page 69 and 70:
Processor Programming (Continued)Se
Page 71 and 72:
Page 73 and 74:
Processor Programming (Continued)TY
Page 75 and 76:
Processor Programming (Continued)Ta
Page 77 and 78:
Page 79 and 80:
Page 81 and 82:
Page 83 and 84:
Page 85 and 86:
Page 87 and 88:
Page 89 and 90:
Processor Programming (Continued)Wh
Page 91 and 92:
Page 93 and 94:
Page 95 and 96:
Page 97 and 98:
Integrated Functions (Continued)4.1
Page 99 and 100:
Page 101 and 102:
Integrated Functions (Continued)Mne
Page 103 and 104:
Page 105 and 106:
Integrated Functions (Continued)Bit
Page 107 and 108:
Page 109 and 110:
Page 111 and 112:
Integrated Functions (Continued)ACT
Page 113 and 114:
Page 115 and 116:
Page 117 and 118:
Page 119 and 120:
Integrated Functions (Continued)Tab
Page 121 and 122:
Integrated Functions (Continued)SDR
Page 123 and 124:
Page 125 and 126:
Page 127 and 128:
Page 129 and 130:
Page 131 and 132:
Page 133 and 134:
Page 135 and 136:
Page 137 and 138:
Integrated Functions (Continued).Re
Page 139 and 140:
Integrated Functions (Continued)640
Page 141 and 142:
Page 143 and 144:
Integrated Functions (Continued)GX_
Page 145 and 146:
Integrated Functions (Continued)11:
Page 147 and 148:
Integrated Functions (Continued)Tab
Page 149 and 150:
Integrated Functions (Continued)9:0
Page 151 and 152:
Page 153 and 154:
Page 155 and 156: Integrated Functions (Continued)4.5
Page 163 and 164: Integrated Functions (Continued)Tab
Page 165 and 166: Integrated Functions (Continued)Bit
Page 177 and 178: Power Management (Continued)CPU Sus
Page 179 and 180: Power Management (Continued)5.2.2 I
Page 181 and 182: Power Management (Continued)5.3 POW
Page 183 and 184: Power Management (Continued)Table 5
Page 185 and 186: Electrical Specifications (Continue
Page 205: Electrical Specifications (Continue
Page 209 and 210: Instruction Set (Continued)7.1.2.3
Page 217 and 218: Instruction Set (Continued)Table 7-
Page 219 and 220: Instruction Set (Continued)Instruct
Page 221 and 222: Instruction Set (Continued)JMP Unco
Page 233 and 234: Instruction Set (Continued)7.5 MMX
Page 235 and 236: Instruction Set (Continued)PCMPEQB
Page 237 and 238: Instruction Set (Continued)PUNPCKHW
Page 241 and 242: Package Specifications (Continued)C
Page 243 and 244: Package Specifications (Continued)8
Page 245 and 246: Package Specifications (Continued)S
Page 247: Geode GXLV Processor Series Low Pow
show all

Geode GXLV Processor Series Low Power Integrated x86 Solutions

Create successful ePaper yourself

Delete template?

Save as template?