Geode GXLV Processor Series Low Power Integrated x86 Solutions

More documents

Recommendations

Info

Geode GXLV Processor SeriesInstruction Set (Continued)InstructionREP OUTS Output String F3 6[111w] - - - - - - - - - 24+4n 24+4n\ b h,m39+4nREP STOS Store String F3 A[101w] - - - - - - - - - 9+2n 9+2n b hREPE CMPS Compare StringFind non-match F3 A[011w] x - - - x x x x x 11+4n 11+4n b hREPE SCAS Scan StringFind non-AL/AX/EAX F3 A[111w] x - - - x x x x x 9+3n 9+3n b hREPNE CMPS Compare StringFind match F2 A[011w] x - - - x x x x x 11+4n 11+4n b hREPNE SCAS Scan StringFind AL/AX/EAX F2 A[111w] x - - - x x x x x 9+3n 9+3n b hRET Return from SubroutineWithin Segment C3 - - - - - - - - - 3 3 b g,h,j,k,rWithin Segment Adding Immediate to SP C2 ## 3 3Intersegment CB 10 13Intersegment Adding Immediate to SP CA ## 10 13Protected Mode: Different Privilege Level-Intersegment-Intersegment Adding Immediate to SPROL Rotate LeftTable 7-27. Processor Core Instruction Set Summary (Continued)OpcodeRegister/Memory by 1 D[000w] [mod 000 r/m] x - - - - - - - x 2 2 b hRegister/Memory by CL D[001w] [mod 000 r/m] u - - - - - - - x 2 2Register/Memory by Immediate C[000w] [mod 000 r/m] # u - - - - - - - x 2 2ROR Rotate RightRegister/Memory by 1 D[000w] [mod 001 r/m] x - - - - - - - x 2 2 b hRegister/Memory by CL D[001w] [mod 001 r/m] u - - - - - - - x 2 2Register/Memory by Immediate C[000w] [mod 001 r/m] # u - - - - - - - x 2 2RSDC Restore Segment Register and Descriptor 0F 79 [mod sreg3 r/m] - - - - - - - - - 11 11 s sRSLDT Restore LDTR and Descriptor 0F 7B [mod 000 r/m] - - - - - - - - - 11 11 s sRSTS Restore TSR and Descriptor 0F 7D [mod 000 r/m] - - - - - - - - - 11 11 s sRSM Resume from SMM Mode 0F AA x x x x x x x x x 57 57 s sSAHF Store AH in FLAGS 9E - - - - x x x x x 1 1SAL Shift Left ArithmeticRegister/Memory by 1 D[000w] [mod 100 r/m] x - - - x x u x x 1 1 b hRegister/Memory by CL D[001w] [mod 100 r/m] u - - - x x u x x 2 2Register/Memory by Immediate C[000w] [mod 100 r/m] # u - - - x x u x x 1 1SAR Shift Right ArithmeticRegister/Memory by 1 D[000w] [mod 111 r/m] x - - - x x u x x 2 2 b hRegister/Memory by CL D[001w] [mod 111 r/m] u - - - x x u x x 2 2Register/Memory by Immediate C[000w] [mod 111 r/m] # u - - - x x u x x 2 2SBB Integer Subtract with BorrowRegister to Register 1[10dw] [11 reg r/m] x - - - x x x x x 1 1 b hRegister to Memory 1[100w] [mod reg r/m] 1 1Memory to Register 1[101w] [mod reg r/m] 1 1Immediate to Register/Memory 8[00sw] [mod 011 r/m] ### 1 1Immediate to Accumulator (short form) 1[110w] ### 1 1SCAS Scan String A [111w] x - - - x x x x x 2 2 b hSETB/SETNAE/SETC Set Byte on Below/Not Above or Equal/CarryTo Register/Memory 0F 92 [mod 000 r/m] - - - - - - - - - 1 1 hSETBE/SETNA Set Byte on Below or Equal/Not AboveTo Register/Memory 0F 96 [mod 000 r/m] - - - - - - - - - 1 1 hSETE/SETZ Set Byte on Equal/ZeroTo Register/Memory 0F 94 [mod 000 r/m] - - - - - - - - - 1 1 hFlagsO D I T S Z A P CF F F F F F F F FRealModeProt’dModeClock Count(Reg/Cache Hit)3535RealModeProt’dModeIssueswww.national.com 224 Revision 1.3
Instruction Set (Continued)InstructionTable 7-27. Processor Core Instruction Set Summary (Continued)SETL/SETNGE Set Byte on Less/Not Greater or EqualOpcodeTo Register/Memory 0F 9C [mod 000 r/m] - - - - - - - - - 1 1 hSETLE/SETNG Set Byte on Less or Equal/Not GreaterTo Register/Memory 0F 9E [mod 000 r/m] - - - - - - - - - 1 1 hSETNB/SETAE/SETNC Set Byte on Not Below/Above or Equal/Not CarryTo Register/Memory 0F 93 [mod 000 r/m] - - - - - - - - - 1 1 hSETNBE/SETA Set Byte on Not Below or Equal/AboveTo Register/Memory 0F 97 [mod 000 r/m] - - - - - - - - - 1 1 hSETNE/SETNZ SetByteonNotEqual/NotZeroTo Register/Memory 0F 95 [mod 000 r/m] - - - - - - - - - 1 1 hSETNL/SETGE Set Byte on Not Less/Greater or EqualTo Register/Memory 0F 9D [mod 000 r/m] - - - - - - - - - 1 1 hSETNLE/SETG Set Byte on Not Less or Equal/GreaterTo Register/Memory 0F 9F [mod 000 r/m] - - - - - - - - - 1 1 hSETNO SetByteonNotOverflowTo Register/Memory 0F 91 [mod 000 r/m] - - - - - - - - - 1 1 hSETNP/SETPO Set Byte on Not Parity/Parity OddTo Register/Memory 0F 9B [mod 000 r/m] - - - - - - - - - 1 1 hSETNS Set Byte on Not SignTo Register/Memory 0F 99 [mod 000 r/m] - - - - - - - - - 1 1 hSETO SetByteonOverflowTo Register/Memory 0F 90 [mod 000 r/m] - - - - - - - - - 1 1 hSETP/SETPE SetByteonParity/ParityEvenTo Register/Memory 0F 9A [mod 000 r/m] - - - - - - - - - 1 1 hSETS Set Byte on SignTo Register/Memory 0F 98 [mod 000 r/m] - - - - - - - - - 1 1 hSGDT Store GDT RegisterTo Register/Memory 0F 01 [mod 000 r/m] - - - - - - - - - 6 6 b,c hSIDT Store IDT RegisterTo Register/Memory 0F 01 [mod 001 r/m] - - - - - - - - - 6 6 b,c hSLDT Store LDT RegisterTo Register/Memory 0F 00 [mod 000 r/m] - - - - - - - - - 1 a hSTR Store Task RegisterTo Register/Memory 0F 00 [mod 001 r/m] - - - - - - - - - 3 a hSMSW Store Machine Status Word 0F 01 [mod 100 r/m] - - - - - - - - - 4 4 b,c hSTOS Store String A [101w] - - - - - - - - - 2 2 b hSHL Shift Left LogicalRegister/Memory by 1 D [000w] [mod 100 r/m] x - - - x x u x x 1 1 b hRegister/Memory by CL D [001w] [mod 100 r/m] u - - - x x u x x 2 2Register/Memory by Immediate C [000w] [mod 100 r/m] # u - - - x x u x x 1 1SHLD ShiftLeftDoubleRegister/Memory by Immediate 0F A4 [mod reg r/m] # u - - - x x u x x 3 3 b hRegister/Memory by CL 0F A5 [mod reg r/m] 6 6SHR Shift Right LogicalRegister/Memory by 1 D [000w] [mod 101 r/m] x - - - x x u x x 2 2 b hRegister/Memory by CL D [001w] [mod 101 r/m] u - - - x x u x x 2 2Register/Memory by Immediate C [000w] [mod 101 r/m] # u - - - x x u x x 2 2SHRD Shift Right DoubleRegister/Memory by Immediate 0F AC [mod reg r/m] # u - - - x x u x x 3 3 b hRegister/Memory by CL 0F AD [mod reg r/m] 6 6SMINT Software SMM Entry 0F 38 - - - - - - - - - 84 84 s sSTC Set Carry Flag F9 - - - - - - - - 1 1 1FlagsO D I T S Z A P CF F F F F F F F FRealModeProt’dModeClock Count(Reg/Cache Hit)RealModeProt’dModeIssuesGeode GXLV Processor SeriesRevision 1.3 225 www.national.com
Page 4 and 5:
Geode GXLV Processor SeriesTable of
Page 6 and 7:
Page 8:
Page 12 and 13:
Geode GXLV Processor SeriesArchitec
Page 15 and 16:
Architecture Overview (Continued)Ge
Page 17 and 18:
Architecture Overview (Continued)SD
Page 19 and 20:
2.0 Signal DefinitionsThis section
Page 21 and 22:
Signal Definitions (Continued)Index
Page 23 and 24:
Signal Definitions (Continued)PinNo
Page 25 and 26:
Signal Definitions (Continued)Table
Page 27 and 28:
Signal Definitions (Continued)PinNo
Page 29 and 30:
Signal Definitions (Continued)Table
Page 31 and 32:
Signal Definitions (Continued)2.2 S
Page 33 and 34:
Signal Definitions (Continued)2.2.2
Page 35 and 36:
Page 37 and 38:
Page 39 and 40:
Page 41 and 42:
3.0 Processor ProgrammingThis secti
Page 43 and 44:
Processor Programming (Continued)3.
Page 45 and 46:
Page 47 and 48:
Page 49 and 50:
Processor Programming (Continued)Bi
Page 51 and 52:
Processor Programming (Continued)Ta
Page 53 and 54:
Page 55 and 56:
Page 57 and 58:
Page 59 and 60:
Page 61 and 62:
Processor Programming (Continued)Th
Page 63 and 64:
Page 65 and 66:
Processor Programming (Continued)Ad
Page 67 and 68:
Page 69 and 70:
Processor Programming (Continued)Se
Page 71 and 72:
Page 73 and 74:
Processor Programming (Continued)TY
Page 75 and 76:
Processor Programming (Continued)Ta
Page 77 and 78:
Page 79 and 80:
Page 81 and 82:
Page 83 and 84:
Page 85 and 86:
Page 87 and 88:
Page 89 and 90:
Processor Programming (Continued)Wh
Page 91 and 92:
Page 93 and 94:
Page 95 and 96:
Page 97 and 98:
Integrated Functions (Continued)4.1
Page 99 and 100:
Page 101 and 102:
Integrated Functions (Continued)Mne
Page 103 and 104:
Page 105 and 106:
Integrated Functions (Continued)Bit
Page 107 and 108:
Page 109 and 110:
Page 111 and 112:
Integrated Functions (Continued)ACT
Page 113 and 114:
Page 115 and 116:
Page 117 and 118:
Page 119 and 120:
Integrated Functions (Continued)Tab
Page 121 and 122:
Integrated Functions (Continued)SDR
Page 123 and 124:
Page 125 and 126:
Page 127 and 128:
Page 129 and 130:
Page 131 and 132:
Page 133 and 134:
Page 135 and 136:
Page 137 and 138:
Integrated Functions (Continued).Re
Page 139 and 140:
Integrated Functions (Continued)640
Page 141 and 142:
Page 143 and 144:
Integrated Functions (Continued)GX_
Page 145 and 146:
Integrated Functions (Continued)11:
Page 147 and 148:
Page 149 and 150:
Integrated Functions (Continued)9:0
Page 151 and 152:
Page 153 and 154:
Page 155 and 156:
Page 157 and 158:
Page 159 and 160:
Page 161 and 162:
Page 163 and 164:
Page 165 and 166:
Page 167 and 168:
Page 169 and 170:
Page 171 and 172:
Page 173 and 174: Integrated Functions (Continued)4.7
Page 175 and 176: Integrated Functions (Continued)4.7
Page 177 and 178: Power Management (Continued)CPU Sus
Page 179 and 180: Power Management (Continued)5.2.2 I
Page 181 and 182: Power Management (Continued)5.3 POW
Page 183 and 184: Power Management (Continued)Table 5
Page 185 and 186: Electrical Specifications (Continue
Page 207 and 208: 7.0 Instruction SetThis section sum
Page 209 and 210: Instruction Set (Continued)7.1.2.3
Page 217 and 218: Instruction Set (Continued)Table 7-
Page 219 and 220: Instruction Set (Continued)Instruct
Page 221 and 222: Instruction Set (Continued)JMP Unco
Page 223: Instruction Set (Continued)Instruct
Page 227 and 228: Instruction Set (Continued)Instruct
Page 233 and 234: Instruction Set (Continued)7.5 MMX
Page 235 and 236: Instruction Set (Continued)PCMPEQB
Page 237 and 238: Instruction Set (Continued)PUNPCKHW
Page 241 and 242: Package Specifications (Continued)C
Page 243 and 244: Package Specifications (Continued)8
Page 245 and 246: Package Specifications (Continued)S
Page 247: Geode GXLV Processor Series Low Pow
show all

Geode GXLV Processor Series Low Power Integrated x86 Solutions

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?