Geode GXLV Processor Series Low Power Integrated x86 Solutions

More documents

Recommendations

Info

Geode GXLV Processor SeriesIntegrated Functions (Continued)4.6.3 VGA Configuration RegistersSMI generation can be configured to trap VGA memoryaccesses in one of the following ranges:A0000h to AFFFFh (EGA,VGA),B0000h to B7FFFh (MDA),or B8000h to BFFFFh (CGA).Range selection is accomplished through programmablebits in the VGACTL register (Index B9h). Fine control canbe exercised within the range selected to allow off-screenaccesses to occur without generating SMIs.SMI generation can also separately control the followingI/O ranges: 3B0h to 3BFh, 3C0h to 3CFh, and 3D0h to3DFh. The BC_XMAP_1 register (GX_BASE+8004h) inthe Internal Bus Interface Unit has an enable/disable bitfor each of the address ranges above.The VGA control register (VGACTL) provides control forSMI generation through an enable bit for memory addressranges A0000h to BFFFFh. Each bit controls whether ornot SMI is generated for accesses to the correspondingaddress range. The default value of this register is zero sothat VGA accesses will not be trapped on systems with anexternal VGA card.The VGA Mask register (VGAM) has 32 bits that canselectively mask 2 KB regions within the VGA memoryregion A0000h to AFFFFh. If none of the three regions isenabled in VGACTL, then the contents of VGAM areignored.VGAMcanbeusedtopreventtheoccurrenceofSMI when non-displayed VGA memory is accessed. Thisis an enhancement that improves performance for doublebufferedapplications only.www.national.com 162 Revision 1.3
Integrated Functions (Continued)Table 4-36 summarizes the VGA Configuration Registers.Detailed register/bit formats are given in Table 4-37. SeeBitTable 4-36. VGA Configuration Registers SummarySection 3.3.2.2 “Configuration Registers” on page 50 onhow to access these registers.Index Type Name/Function Default ValueB9h R/W VGACTL: VGA Control Register 00h (SMI generation disabled)BAh-BDh R/W VGAM: VGA Mask Register xxxxxxxxhDescriptionTable 4-37. VGA Configuration RegistersGeode GXLV Processor SeriesIndex B9h VGACTL Register (R/W) Default Value = 00h7:3 Reserved: Set to 0.2 SMI generation for VGA memory range B8000h to BFFFFh: 0 = Disable; 1 = Enable.1 SMI generation for VGA memory range B0000h to B7FFFh: 0 = Disable; 1 = Enable.0 SMI generation for VGA memory range A0000h to AFFFFh: 0 = Disable; 1 = Enable.Index BAh-BDh VGAM Register (R/W) Default Value = xxxxxxxxh31 SMI generation for address range AF800h to AFFFFh: 0 = Disable; 1 = Enable.30 SMI generation for address range AF000h to AF7FFh: 0 = Disable; 1 = Enable.29 SMI generation for address range AE800h to AEFFFh: 0 = Disable; 1 = Enable.28 SMI generation for address range AE000h to AE7FFh: 0 = Disable; 1 = Enable.27 SMI generation for address range AD800h to ADFFFh: 0 = Disable; 1 = Enable.26 SMI generation for address range AD000h to AD7FFh: 0 = Disable; 1 = Enable.25 SMI generation for address range AC800h to ACFFFh: 0 = Disable; 1 = Enable.24 SMI generation for address range AC000h to AC7FFh: 0 = Disable; 1 = Enable.23 SMI generation for address range AB800h to ABFFFh: 0 = Disable; 1 = Enable.22 SMI generation for address range AB000h to AB7FFh: 0 = Disable; 1 = Enable.21 SMI generation for address range AA800h to AAFFFh: 0 = Disable; 1 = Enable.20 SMI generation for address range AA000h to AA7FFh: 0 = Disable; 1 = Enable.19 SMI generation for address range A9800h to A9FFFh: 0 = Disable; 1 = Enable.18 SMI generation for address range A9000h to A97FFh: 0 = Disable; 1 = Enable.17 SMI generation for address range A8800h to A8FFFh: 0 = Disable; 1 = Enable.16 SMI generation for address range A8000h to A87FFh: 0 = Disable; 1 = Enable.15 SMI generation for address range A7800h to A7FFFh: 0 = Disable; 1 = Enable.14 SMI generation for address range A7000h to A77FFh: 0 = Disable; 1 = Enable.13 SMI generation for address range A6800h to A6FFFh: 0 = Disable; 1 = Enable.12 SMI generation for address range A6000h to A67FFh: 0 = Disable; 1 = Enable.11 SMI generation for address range A5800h to A5FFFh: 0 = Disable; 1 = Enable.10 SMI generation for address range A5000h to A57FFh: 0 = Disable; 1 = Enable.9 SMI generation for address range A4800h to A4FFFh: 0 = Disable; 1 = Enable.8 SMI generation for address range A4000h to A47FFh: 0 = Disable; 1 = Enable.7 SMI generation for address range A3800h to A3FFFh: 0 = Disable; 1 = Enable.6 SMI generation for address range A3000h to A37FFh: 0 = Disable; 1 = Enable.5 SMI generation for address range A2800h to A2FFFh: 0 = Disable; 1 = Enable.4 SMI generation for address range A2000h to A27FFh: 0 = Disable; 1 = Enable.3 SMI generation for address range A1800h to A1FFFh: 0 = Disable; 1 = Enable.2 SMI generation for address range A1000h to A17FFh: 0 = Disable; 1 = Enable.1 SMI generation for address range A0800h to A0FFFh: 0 = Disable; 1 = Enable.0 SMI generation for address range A0000h to A07FFh: 0 = Disable; 1 = Enable.Revision 1.3 163 www.national.com
Page 4 and 5:
Geode GXLV Processor SeriesTable of
Page 6 and 7:
Page 8:
Page 12 and 13:
Geode GXLV Processor SeriesArchitec
Page 15 and 16:
Architecture Overview (Continued)Ge
Page 17 and 18:
Architecture Overview (Continued)SD
Page 19 and 20:
2.0 Signal DefinitionsThis section
Page 21 and 22:
Signal Definitions (Continued)Index
Page 23 and 24:
Signal Definitions (Continued)PinNo
Page 25 and 26:
Signal Definitions (Continued)Table
Page 27 and 28:
Signal Definitions (Continued)PinNo
Page 29 and 30:
Signal Definitions (Continued)Table
Page 31 and 32:
Signal Definitions (Continued)2.2 S
Page 33 and 34:
Signal Definitions (Continued)2.2.2
Page 35 and 36:
Page 37 and 38:
Page 39 and 40:
Page 41 and 42:
3.0 Processor ProgrammingThis secti
Page 43 and 44:
Processor Programming (Continued)3.
Page 45 and 46:
Page 47 and 48:
Page 49 and 50:
Processor Programming (Continued)Bi
Page 51 and 52:
Processor Programming (Continued)Ta
Page 53 and 54:
Page 55 and 56:
Page 57 and 58:
Page 59 and 60:
Page 61 and 62:
Processor Programming (Continued)Th
Page 63 and 64:
Page 65 and 66:
Processor Programming (Continued)Ad
Page 67 and 68:
Page 69 and 70:
Processor Programming (Continued)Se
Page 71 and 72:
Page 73 and 74:
Processor Programming (Continued)TY
Page 75 and 76:
Processor Programming (Continued)Ta
Page 77 and 78:
Page 79 and 80:
Page 81 and 82:
Page 83 and 84:
Page 85 and 86:
Page 87 and 88:
Page 89 and 90:
Processor Programming (Continued)Wh
Page 91 and 92:
Page 93 and 94:
Page 95 and 96:
Page 97 and 98:
Integrated Functions (Continued)4.1
Page 99 and 100:
Page 101 and 102:
Integrated Functions (Continued)Mne
Page 103 and 104:
Page 105 and 106:
Integrated Functions (Continued)Bit
Page 107 and 108:
Page 109 and 110:
Page 111 and 112: Integrated Functions (Continued)ACT
Page 113 and 114: Integrated Functions (Continued)Bit
Page 117 and 118: Integrated Functions (Continued)4.3
Page 119 and 120: Integrated Functions (Continued)Tab
Page 121 and 122: Integrated Functions (Continued)SDR
Page 137 and 138: Integrated Functions (Continued).Re
Page 139 and 140: Integrated Functions (Continued)640
Page 143 and 144: Integrated Functions (Continued)GX_
Page 145 and 146: Integrated Functions (Continued)11:
Page 147 and 148: Integrated Functions (Continued)Tab
Page 149 and 150: Integrated Functions (Continued)9:0
Page 161: Integrated Functions (Continued)4.6
Page 177 and 178: Power Management (Continued)CPU Sus
Page 179 and 180: Power Management (Continued)5.2.2 I
Page 181 and 182: Power Management (Continued)5.3 POW
Page 183 and 184: Power Management (Continued)Table 5
Page 185 and 186: Electrical Specifications (Continue
Page 207 and 208: 7.0 Instruction SetThis section sum
Page 209 and 210: Instruction Set (Continued)7.1.2.3
Page 211 and 212: Instruction Set (Continued)7.1.5.2
Page 213 and 214:
Instruction Set (Continued)7.2.1.2
Page 215 and 216:
Instruction Set (Continued)7.2.2.3
Page 217 and 218:
Instruction Set (Continued)Table 7-
Page 219 and 220:
Instruction Set (Continued)Instruct
Page 221 and 222:
Instruction Set (Continued)JMP Unco
Page 223 and 224:
Page 225 and 226:
Page 227 and 228:
Page 229 and 230:
Page 231 and 232:
Page 233 and 234:
Instruction Set (Continued)7.5 MMX
Page 235 and 236:
Instruction Set (Continued)PCMPEQB
Page 237 and 238:
Instruction Set (Continued)PUNPCKHW
Page 239 and 240:
Page 241 and 242:
Package Specifications (Continued)C
Page 243 and 244:
Package Specifications (Continued)8
Page 245 and 246:
Package Specifications (Continued)S
Page 247:
Geode GXLV Processor Series Low Pow
show all

Geode GXLV Processor Series Low Power Integrated x86 Solutions

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?