Geode GXLV Processor Series Low Power Integrated x86 Solutions

More documents

Recommendations

Info

Geode GXLV Processor SeriesPower Management (Continued)5.2.3 Stopping the Input ClockThe GXLV processor is a static device, allowing the inputclock (SYSCLK) to be stopped and restarted without anyloss of internal CPU data. The SYSCLK input can bestopped at either a logic high or logic low state. Therequired sequence for stopping SYSCLK is to initiate 3Volt Suspend, wait for the assertion of SUSPA# by theprocessor, and then stop the input clock.The CPU remains suspended until SYSCLK is restartedand the Suspend mode is exited as described earlier.While SYSCLK is stopped, the processor can no longersample and respond to any input stimulus includingREQx#, NMI, SMI#, INTR, and RESET inputs.Figure 5-4 illustrates the recommended sequence forstopping the SYSCLK using SUSP# to initiate 3 Volt Suspend.SYSCLK may be started prior to or following negationof the SUSP# input. The figure includes theSUSP_3V pin from the Geode I/O companion which isused to stop the external clocks.5.2.4 Serial Packet TransmissionThe GXLV processor transmits the contents of the “PMSerial Packet Register” on the SERIALP output pin to thePSERIAL input pin of the Geode I/O companion. TheGXLV processor holds SERIALP low until the transmissioninterval counter (GX_BASE+8504h[4:3]) haselapsed. Once the counter has elapsed, PSERIAL is heldhigh for two SYSCLKs to indicate the start of packet transmission.The contents of the packet register are then shifted outstarting from bit 7 down to bit 0. PSERIAL is held high forone SYSCLK to indicate the end of packet transmissionand then remains low until the next transmission interval.After the packet transmission has completed, the packetcontents are cleared.SYSCLKSUSP#SUSPA#SUSP_3V(I/O companion)SMI Event, Timer or PinFigure 5-4. Stopping SYSCLK During Suspend Modewww.national.com 180 Revision 1.3
Power Management (Continued)5.3 POWER MANAGEMENT REGISTERSThe GXLV processor contains the power managementregisters for the serial packet transmission control, theuser-defined power management address space, SuspendRefresh, and SMI status for Suspend/Resume.These registers are memory mapped (GX_BASE+8500h-8FFFh) in the address space of the GXLV processor andare described in the following sections. Refer to Section4.1.2 “Control Registers” on page 99 for instructions onaccessing these registers.Table 5-1. Power Management Register SummaryNote, however, the PM_BASE and PM_MASK registersare accessed with the CPU_READ and CPU_WRITEinstructions. Refer to Section 4.1.6“CPU_READ/CPU_WRITE Instructions” on page 102 formore information regarding these instructions.Table 5-1 summarizes the above mentioned registers.Tables 5-2 and 5-3 give these register’s bit formats.GX_BASE+Memory Offset Type Name/Function Default ValueGeode GXLV Processor SeriesControl and Status Registers8500h-8503h R/W PM_STAT_SMIPM SMI Status Register: Contains System Management Mode (SMM) status informationused by SoftVGA.8504h-8507h R/W PM_CNTRL_TENPM Serial Packet Control Register: Sets the serial packet transmission frequencyand enables specific CPU events to be recorded in the serial packet.8508h-850Bh R/W PM_CNTRL_CSTPPM Clock Stop Control Register: Enables the 3V Suspend Mode for the GXLV processor.850Ch-850Fh R/W PM_SER_PACKPM Serial Packet Register: Transmits the contents of the serial packet.xxxxxx00hxxxxxx00hxxxxxx00hxxxxxx00hProgrammable Address Region RegistersFFFFFF6Ch R/W PM_BASEPM Base Register: Contains the base address for the programmable memoryrange decode. This register, in combination with the PM_MASK register, is used togenerate a memory range decode which sets bit 1 in the serial transmission packet.FFFFFF7Ch R/W PM_MASKPM Mask Register: The address mask for the PM_BASE register00000000h00000000hBit Name DescriptionTable 5-2. Power Management Control and Status RegistersGX_BASE+8500h-8503h PM_STAT_SMI Register (R/W) Default Value = xxxxxx00h31:8 RSVD Reserved: These bits are not used. Do not write to these bits.7:3 RSVD Reserved: Set to 0.2 SMI_MEM SMI VGA Emulation Memory: This bit is set high if a SMI was generated for VGA emulation inresponse to a VGA memory access. An SMI can be generated on a memory access to one of threeregions in the A0000h to BFFFFh range as specified in the BC_XMAP_1 register. (See Table 4-9 onpage 104)1 SMI_IO SMI VGA Emulation I/O: This bit is set high if a SMI was generated for VGA emulation in responseto an I/O access. An SMI can be generated on a I/O access to one of three regions in the 3B0h to3DFh range as specified in the BC_XMAP_1 register. (See Table 4-9 on page 104)0 SMI_PIN SMI Pin: When set high, this bit indicates that the SMI# input pin has been asserted to theGXLV processor.Note: These bits are “sticky” bits and can only be cleared with a write of ‘1’ to the respective bit.Revision 1.3 181 www.national.com
Page 4 and 5:
Geode GXLV Processor SeriesTable of
Page 6 and 7:
Page 8:
Page 12 and 13:
Geode GXLV Processor SeriesArchitec
Page 15 and 16:
Architecture Overview (Continued)Ge
Page 17 and 18:
Architecture Overview (Continued)SD
Page 19 and 20:
2.0 Signal DefinitionsThis section
Page 21 and 22:
Signal Definitions (Continued)Index
Page 23 and 24:
Signal Definitions (Continued)PinNo
Page 25 and 26:
Signal Definitions (Continued)Table
Page 27 and 28:
Signal Definitions (Continued)PinNo
Page 29 and 30:
Signal Definitions (Continued)Table
Page 31 and 32:
Signal Definitions (Continued)2.2 S
Page 33 and 34:
Signal Definitions (Continued)2.2.2
Page 35 and 36:
Page 37 and 38:
Page 39 and 40:
Page 41 and 42:
3.0 Processor ProgrammingThis secti
Page 43 and 44:
Processor Programming (Continued)3.
Page 45 and 46:
Page 47 and 48:
Page 49 and 50:
Processor Programming (Continued)Bi
Page 51 and 52:
Processor Programming (Continued)Ta
Page 53 and 54:
Page 55 and 56:
Page 57 and 58:
Page 59 and 60:
Page 61 and 62:
Processor Programming (Continued)Th
Page 63 and 64:
Page 65 and 66:
Processor Programming (Continued)Ad
Page 67 and 68:
Page 69 and 70:
Processor Programming (Continued)Se
Page 71 and 72:
Page 73 and 74:
Processor Programming (Continued)TY
Page 75 and 76:
Processor Programming (Continued)Ta
Page 77 and 78:
Page 79 and 80:
Page 81 and 82:
Page 83 and 84:
Page 85 and 86:
Page 87 and 88:
Page 89 and 90:
Processor Programming (Continued)Wh
Page 91 and 92:
Page 93 and 94:
Page 95 and 96:
Page 97 and 98:
Integrated Functions (Continued)4.1
Page 99 and 100:
Page 101 and 102:
Integrated Functions (Continued)Mne
Page 103 and 104:
Page 105 and 106:
Integrated Functions (Continued)Bit
Page 107 and 108:
Page 109 and 110:
Page 111 and 112:
Integrated Functions (Continued)ACT
Page 113 and 114:
Page 115 and 116:
Page 117 and 118:
Page 119 and 120:
Integrated Functions (Continued)Tab
Page 121 and 122:
Integrated Functions (Continued)SDR
Page 123 and 124:
Page 125 and 126:
Page 127 and 128:
Page 129 and 130: Integrated Functions (Continued)4.4
Page 131 and 132: Integrated Functions (Continued)Bit
Page 137 and 138: Integrated Functions (Continued).Re
Page 139 and 140: Integrated Functions (Continued)640
Page 143 and 144: Integrated Functions (Continued)GX_
Page 145 and 146: Integrated Functions (Continued)11:
Page 147 and 148: Integrated Functions (Continued)Tab
Page 149 and 150: Integrated Functions (Continued)9:0
Page 163 and 164: Integrated Functions (Continued)Tab
Page 177 and 178: Power Management (Continued)CPU Sus
Page 179: Power Management (Continued)5.2.2 I
Page 183 and 184: Power Management (Continued)Table 5
Page 185 and 186: Electrical Specifications (Continue
Page 207 and 208: 7.0 Instruction SetThis section sum
Page 209 and 210: Instruction Set (Continued)7.1.2.3
Page 217 and 218: Instruction Set (Continued)Table 7-
Page 219 and 220: Instruction Set (Continued)Instruct
Page 221 and 222: Instruction Set (Continued)JMP Unco
Page 229 and 230: Instruction Set (Continued)Table 7-
Page 231 and 232:
Instruction Set (Continued)Table 7-
Page 233 and 234:
Instruction Set (Continued)7.5 MMX
Page 235 and 236:
Instruction Set (Continued)PCMPEQB
Page 237 and 238:
Instruction Set (Continued)PUNPCKHW
Page 239 and 240:
Instruction Set (Continued)Table 7-
Page 241 and 242:
Package Specifications (Continued)C
Page 243 and 244:
Package Specifications (Continued)8
Page 245 and 246:
Package Specifications (Continued)S
Page 247:
Geode GXLV Processor Series Low Pow
show all

Geode GXLV Processor Series Low Power Integrated x86 Solutions

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?