Geode GXLV Processor Series Low Power Integrated x86 Solutions

More documents

Recommendations

Info

Geode GXLV Processor SeriesSignal Definitions (Continued)Table 2-5.Signal Name Type Pin. No.VCC2 PWR E11VCC2 PWR E27VCC2 PWR E29VCC2 PWR J33VCC2 PWR L1VCC2 PWR L3VCC2 PWR L5VCC2 PWR L33VCC2 PWR L35VCC2 PWR L37VCC2 PWR AC1VCC2 PWR AC3VCC2 PWR AC5VCC2 PWR AC33VCC2 PWR AC35VCC2 PWR AC37VCC2 PWR AE5VCC2 PWR AE33VCC2 PWR AJ9VCC2 PWR AJ27VCC2 PWR AJ29VCC2 PWR AL1VCC2 PWR AL9VCC2 PWR AL29VCC2 PWR AN3VCC2 PWR AN9VCC2 PWR AN29VCC3 PWR A3VCC3 PWR A13320 SPGA Pin Assignments - Sorted Alphabetically by Signal Name (Continued)Signal Name Type Pin. No.VCC3 PWR A25VCC3 PWR A35VCC3 PWR C1VCC3 PWR C19VCC3 PWR C37VCC3 PWR N1VCC3 PWR N37VCC3 PWR U3VCC3 PWR U35VCC3 PWR AA1VCC3 PWR AA37VCC3 PWR AL19VCC3 PWR AL37VCC3 PWR AN13VCC3 PWR AN25VCC3 PWR AN35VID_CLK O V4VID_DATA0 O AK6VID_DATA1 O AN5VID_DATA2 O AL5VID_DATA3 O AM4VID_DATA4 O AL3VID_DATA5 O AJ5VID_DATA6 O AH4VID_DATA7 O AM2VID_RDY I AK2VID_VAL O S3VSS GND A7VSS GND A19Signal Name Type Pin. No.VSS GND A31VSS GND A37VSS GND B2VSS GND C15VSS GND C23VSS GND E7VSS GND E13VSS GND E19VSS GND E25VSS GND E31VSS GND G1VSS GND G5VSS GND G33VSS GND G37VSS GND J3VSS GND J35VSS GND N5VSS GND N33VSS GND Q3VSS GND Q35VSS GND U1VSS GND U5VSS GND U33VSS GND U37VSS GND Y3VSS GND Y35VSS GND AA5VSS GND AA33VSS GND AE3Signal Name Type Pin. No.VSS GND AE35VSS GND AG1VSS GND AG5VSS GND AG33VSS GND AG37VSS GND AJ7VSS GND AJ13VSS GND AJ19VSS GND AJ25VSS GND AJ31VSS GND AK4VSS GND AK34VSS GND AL15VSS GND AL23VSS GND AN1VSS GND AN7VSS GND AN19VSS GND AN31VSS GND AN37WEA# O W33WEB# O W35Note: PU/PD indicates pin isinternally connected to aweak (> 20-kohm)pull-up/down resistor.www.national.com 30 Revision 1.3
Signal Definitions (Continued)2.2 SIGNAL DESCRIPTIONS2.2.1 System Interface SignalsSignal NameBGAPin No.SPGAPin No. Type DescriptionSYSCLK P26 V34 I System ClockPCI clock is connected to SYSCLK. The internal clock of theGXLV processor is generated by a proprietary patented frequencysynthesis circuit which multiplies the SYSCLK input up toten times. The SYSCLK to core clock multiplier is configuredusing the CLKMODE[2:0] inputs.The SYSCLK input is a fixed frequency which can only bestopped or varied when the GXLV processor is in full 3V Suspend.(See Section 5.1.4 “3 Volt Suspend” on page 177 fordetails regarding this mode.)CLKMODE[2:0] M1, L1,M3G3, R2,S1I Clock ModeThese signals are used to set the core clock multiplier. The PCIclock "SYSCLK" is multiplied by the value set by CLKMODE[2:0]to generate the GXLV processor’s core clock.CLKMODE[2:0]:000 = SYSCLK multiplied by 4 (Test mode only)001 = SYSCLK multiplied by 10010 = SYSCLK multiplied by 9011 = SYSCLK multiplied by 5100 = SYSCLK multiplied by 4101 = SYSCLK multiplied by 6110 = SYSCLK multiplied by 7111 = SYSCLK multiplied by 8RESET J3 M2 I ResetRESET aborts all operations in progress and places theGXLV processor into a reset state. RESET forces the CPU andperipheral functions to begin executing at a known state. All datain the on-chip cache is invalidated upon RESET.RESET is an asynchronous input but must meet specified setupand hold times to guarantee recognition at a particular clockedge. This input is typically generated during the Power-On-Reset sequence.INTR B18 D24 I (Maskable) Interrupt RequestINTR is a level-sensitive input that causes the GXLV processor tosuspend execution of the current instruction stream and beginexecution of an interrupt service routine. The INTR input can bemasked through the EFlags Register IF bit. (See Table 3-4 onpage 46 for bit definitions.)IRQ13 C22 C31 O Interrupt Request Level 13IRQ13 is asserted if an on-chip floating point error occurs.When a floating point error occurs, the GXLV processor assertsthe IRQ13 pin. The floating point interrupt handler then performsan OUT instruction to I/O address F0h or F1h. The GXLV processoraccepts either of these cycles and clears the IRQ13 pin.Refer to Section 3.4.1 “I/O Address Space” on page 63 for furtherinformation on IN/OUT instructions.Geode GXLV Processor SeriesRevision 1.3 31 www.national.com
Page 4 and 5: Geode GXLV Processor SeriesTable of
Page 6 and 7: Geode GXLV Processor SeriesTable of
Page 8: Geode GXLV Processor SeriesTable of
Page 12 and 13: Geode GXLV Processor SeriesArchitec
Page 15 and 16: Architecture Overview (Continued)Ge
Page 17 and 18: Architecture Overview (Continued)SD
Page 19 and 20: 2.0 Signal DefinitionsThis section
Page 21 and 22: Signal Definitions (Continued)Index
Page 23 and 24: Signal Definitions (Continued)PinNo
Page 25 and 26: Signal Definitions (Continued)Table
Page 27 and 28: Signal Definitions (Continued)PinNo
Page 29: Signal Definitions (Continued)Table
Page 33 and 34: Signal Definitions (Continued)2.2.2
Page 41 and 42: 3.0 Processor ProgrammingThis secti
Page 43 and 44: Processor Programming (Continued)3.
Page 49 and 50: Processor Programming (Continued)Bi
Page 51 and 52: Processor Programming (Continued)Ta
Page 53 and 54: Processor Programming (Continued)Bi
Page 61 and 62: Processor Programming (Continued)Th
Page 65 and 66: Processor Programming (Continued)Ad
Page 69 and 70: Processor Programming (Continued)Se
Page 73 and 74: Processor Programming (Continued)TY
Page 75 and 76: Processor Programming (Continued)Ta
Page 81 and 82:
Processor Programming (Continued)3.
Page 83 and 84:
Page 85 and 86:
Page 87 and 88:
Page 89 and 90:
Processor Programming (Continued)Wh
Page 91 and 92:
Page 93 and 94:
Page 95 and 96:
Processor Programming (Continued)Bi
Page 97 and 98:
Integrated Functions (Continued)4.1
Page 99 and 100:
Page 101 and 102:
Integrated Functions (Continued)Mne
Page 103 and 104:
Page 105 and 106:
Integrated Functions (Continued)Bit
Page 107 and 108:
Page 109 and 110:
Page 111 and 112:
Integrated Functions (Continued)ACT
Page 113 and 114:
Page 115 and 116:
Page 117 and 118:
Page 119 and 120:
Integrated Functions (Continued)Tab
Page 121 and 122:
Integrated Functions (Continued)SDR
Page 123 and 124:
Page 125 and 126:
Page 127 and 128:
Page 129 and 130:
Page 131 and 132:
Page 133 and 134:
Page 135 and 136:
Page 137 and 138:
Integrated Functions (Continued).Re
Page 139 and 140:
Integrated Functions (Continued)640
Page 141 and 142:
Page 143 and 144:
Integrated Functions (Continued)GX_
Page 145 and 146:
Integrated Functions (Continued)11:
Page 147 and 148:
Page 149 and 150:
Integrated Functions (Continued)9:0
Page 151 and 152:
Page 153 and 154:
Page 155 and 156:
Page 157 and 158:
Page 159 and 160:
Page 161 and 162:
Page 163 and 164:
Page 165 and 166:
Page 167 and 168:
Page 169 and 170:
Page 171 and 172:
Page 173 and 174:
Page 175 and 176:
Page 177 and 178:
Power Management (Continued)CPU Sus
Page 179 and 180:
Power Management (Continued)5.2.2 I
Page 181 and 182:
Power Management (Continued)5.3 POW
Page 183 and 184:
Power Management (Continued)Table 5
Page 185 and 186:
Electrical Specifications (Continue
Page 187 and 188:
Page 189 and 190:
Page 191 and 192:
Page 193 and 194:
Page 195 and 196:
Page 197 and 198:
Page 199 and 200:
Page 201 and 202:
Page 203 and 204:
Page 205 and 206:
Page 207 and 208:
7.0 Instruction SetThis section sum
Page 209 and 210:
Instruction Set (Continued)7.1.2.3
Page 211 and 212:
Page 213 and 214:
Page 215 and 216:
Page 217 and 218:
Instruction Set (Continued)Table 7-
Page 219 and 220:
Instruction Set (Continued)Instruct
Page 221 and 222:
Instruction Set (Continued)JMP Unco
Page 223 and 224:
Page 225 and 226:
Page 227 and 228:
Page 229 and 230:
Page 231 and 232:
Page 233 and 234:
Instruction Set (Continued)7.5 MMX
Page 235 and 236:
Instruction Set (Continued)PCMPEQB
Page 237 and 238:
Instruction Set (Continued)PUNPCKHW
Page 239 and 240:
Page 241 and 242:
Package Specifications (Continued)C
Page 243 and 244:
Package Specifications (Continued)8
Page 245 and 246:
Package Specifications (Continued)S
Page 247:
Geode GXLV Processor Series Low Pow
show all

Geode GXLV Processor Series Low Power Integrated x86 Solutions

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?