Geode GXLV Processor Series Low Power Integrated x86 Solutions

More documents

Recommendations

Info

Geode GXLV Processor SeriesProcessor Programming (Continued)3.5.2 Segment MechanismsMemory is divided into contiguous regions called “segments.”The segments allow the partitioning of individualelements of a program. Each segment provides a zeroaddress-based private memory for such elements ascode, data, and stack space.The segment mechanisms select a segment in memory.Memory is divided into an arbitrary number of segments,each containing usually much less than the 2 32 byte (4GB) maximum.There are two segment mechanisms, one for real and virtual8086 operating modes, and one for protected mode.3.5.2.1 Real Mode Segment MechanismIn real mode operation, the CPU addresses only the lowest1 MB of memory. In this mode a selector located inone of the segment registers is used to locate a segment.To calculate a physical memory address, the 16-bit segmentbase address located in the selected segment registeris multiplied by 16 and then a 16-bit offset address isadded. The resulting 20-bit address is then extended withtwelve zeros in the upper address bits to create a 32-bitphysical address.The value of the selector (the INDEX field) is multiplied by16 to produce a base address (see Figure 3-4). The baseaddress is summed with the instruction offset value to producea physical address.3.5.2.2 Virtual 8086 Mode Segment MechanismIn virtual 8086 mode the operation is performed as in realmode except that a paging mechanism is added. Whenpaging is enabled, the paging mechanism translates thelinear address into a physical address using cached lookuptables (refer to Section 3.5.4 “Paging Mechanism” onpage 77).000h12 High Order Address BitsOffset MechanismOffset Address16122032 Linear Address(Physical Address)Selected SegmentRegister16X1620Base AddressFigure 3-4. Real Mode Address Calculationwww.national.com 66 Revision 1.3
Processor Programming (Continued)3.5.2.3 Segment Mechanism in Protected ModeThe segment mechanism in protected mode is more complex.Basically as in real and virtual 8086 modes the offsetaddress is added to the segment base address to producea linear address (Figure 3-5). However, the calculationof the segment base address is based on thecontents of descriptor tables.If paging is enabled the linear address is further processedby the paging mechanism.A more detailed look at the segment mechanisms for realand virtual 8086 modes and protected modes is illustratedin Figure 3-6 on page 68. In protected mode, the segmentselector is cached. This is illustrated in Figure 3-7 on page69.3.5.2.4 Segment SelectorsThe segment registers are used to store segment selectors.In protected mode, the segment selectors aredivided in to three fields: the RPL, TI and INDEX fields asshown in Figure 3-6 on page 68.The segments are assigned permission levels to preventapplication program errors from disrupting operating programs.The Requested Privilege Level (RPL) determinesthe effective privilege level of an instruction. RPL = 0 indicatesthe most privileged level, and RPL = 3 indicates theleast privileged level. Refer to Section 3.9 “Protection” onpage 91.Descriptor tables hold descriptors that allow managementof segments and tables in address space while in protectedmode. The Table Indicator Bit (TI) in the selectorselects either the General Descriptor Table (GDT) or oneLocal Descriptor Table (LDT). If TI = 0, GDT is selected; ifTI =1, LDT is selected. The 13-bit INDEX field in the segmentselector is used to index a GDT or LDT.Geode GXLV Processor SeriesOffset Mechanism32Offset AddressSelector Mechanism32Segment BaseAddress32LinearAddressOptionalPaging Mechanism32PhysicalMemoryAddressFigure 3-5. Protected Mode Address CalculationRevision 1.3 67 www.national.com
Page 4 and 5:
Geode GXLV Processor SeriesTable of
Page 6 and 7:
Page 8:
Page 12 and 13:
Geode GXLV Processor SeriesArchitec
Page 15 and 16: Architecture Overview (Continued)Ge
Page 17 and 18: Architecture Overview (Continued)SD
Page 19 and 20: 2.0 Signal DefinitionsThis section
Page 21 and 22: Signal Definitions (Continued)Index
Page 23 and 24: Signal Definitions (Continued)PinNo
Page 25 and 26: Signal Definitions (Continued)Table
Page 27 and 28: Signal Definitions (Continued)PinNo
Page 29 and 30: Signal Definitions (Continued)Table
Page 31 and 32: Signal Definitions (Continued)2.2 S
Page 33 and 34: Signal Definitions (Continued)2.2.2
Page 41 and 42: 3.0 Processor ProgrammingThis secti
Page 43 and 44: Processor Programming (Continued)3.
Page 49 and 50: Processor Programming (Continued)Bi
Page 51 and 52: Processor Programming (Continued)Ta
Page 61 and 62: Processor Programming (Continued)Th
Page 65: Processor Programming (Continued)Ad
Page 69 and 70: Processor Programming (Continued)Se
Page 73 and 74: Processor Programming (Continued)TY
Page 75 and 76: Processor Programming (Continued)Ta
Page 89 and 90: Processor Programming (Continued)Wh
Page 97 and 98: Integrated Functions (Continued)4.1
Page 101 and 102: Integrated Functions (Continued)Mne
Page 105 and 106: Integrated Functions (Continued)Bit
Page 111 and 112: Integrated Functions (Continued)ACT
Page 117 and 118:
Integrated Functions (Continued)4.3
Page 119 and 120:
Integrated Functions (Continued)Tab
Page 121 and 122:
Integrated Functions (Continued)SDR
Page 123 and 124:
Page 125 and 126:
Page 127 and 128:
Page 129 and 130:
Page 131 and 132:
Integrated Functions (Continued)Bit
Page 133 and 134:
Page 135 and 136:
Page 137 and 138:
Integrated Functions (Continued).Re
Page 139 and 140:
Integrated Functions (Continued)640
Page 141 and 142:
Page 143 and 144:
Integrated Functions (Continued)GX_
Page 145 and 146:
Integrated Functions (Continued)11:
Page 147 and 148:
Page 149 and 150:
Integrated Functions (Continued)9:0
Page 151 and 152:
Page 153 and 154:
Page 155 and 156:
Page 157 and 158:
Page 159 and 160:
Page 161 and 162:
Page 163 and 164:
Page 165 and 166:
Page 167 and 168:
Page 169 and 170:
Page 171 and 172:
Page 173 and 174:
Page 175 and 176:
Page 177 and 178:
Power Management (Continued)CPU Sus
Page 179 and 180:
Power Management (Continued)5.2.2 I
Page 181 and 182:
Power Management (Continued)5.3 POW
Page 183 and 184:
Power Management (Continued)Table 5
Page 185 and 186:
Electrical Specifications (Continue
Page 187 and 188:
Page 189 and 190:
Page 191 and 192:
Page 193 and 194:
Page 195 and 196:
Page 197 and 198:
Page 199 and 200:
Page 201 and 202:
Page 203 and 204:
Page 205 and 206:
Page 207 and 208:
7.0 Instruction SetThis section sum
Page 209 and 210:
Instruction Set (Continued)7.1.2.3
Page 211 and 212:
Page 213 and 214:
Page 215 and 216:
Page 217 and 218:
Instruction Set (Continued)Table 7-
Page 219 and 220:
Instruction Set (Continued)Instruct
Page 221 and 222:
Instruction Set (Continued)JMP Unco
Page 223 and 224:
Page 225 and 226:
Page 227 and 228:
Page 229 and 230:
Page 231 and 232:
Page 233 and 234:
Instruction Set (Continued)7.5 MMX
Page 235 and 236:
Instruction Set (Continued)PCMPEQB
Page 237 and 238:
Instruction Set (Continued)PUNPCKHW
Page 239 and 240:
Page 241 and 242:
Package Specifications (Continued)C
Page 243 and 244:
Package Specifications (Continued)8
Page 245 and 246:
Package Specifications (Continued)S
Page 247:
Geode GXLV Processor Series Low Pow
show all

Geode GXLV Processor Series Low Power Integrated x86 Solutions

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?