Geode GXLV Processor Series Low Power Integrated x86 Solutions

More documents

Recommendations

Info

Geode GXLV Processor SeriesIntegrated Functions (Continued)Bit Name DescriptionTable 4-44. PCI Configuration Registers (Continued)8 DPD Data Parity Detected: This bit is set when all three conditions are met.1) GXLV processor asserted PERR# or observed PERR# asserted;2) GXLV processor is the master for the cycle in which the PERR# occurred; and3) PE (bit 6 of Command Register) is enabled.This bit can be cleared to 0 by writing a 1 to it.7 FBS Fast Back-to-Back Capable: As a target, the processor is capable of accepting Fast Back-to-Backtransactions.This bit is always set to 1.6:0 RSVD Reserved: Set to 0.Index 08h Revision Identification Register (RO) Default Value = 00h7:0 RID (RO) Revision ID (Read Only): This register contains the revision number of the GXLV design.Index 09h-0Bh Class Code Register (RO) Default Value = 060000h23:16 CLASS Class Code: The class code register is used to identify the generic function of the device. TheGXLV processor is classified as a host bridge device (06).15:0 RSVD (RO) Reserved (Read Only)Index 0Ch Cache Line Size Register (RO) Default Value = 00h7:0 CACHELINE CacheLineSize(ReadOnly):The cache line size register specifies the system cache line size in unitsof 32-bit words. This function is not supported in the GXLV processor.Index 0Dh Latency Timer Register (R/W) Default Value = 00h7:5 RSVD Reserved: Set to 0.4:0 LAT_TIMER Latency Timer: The latency timer as used in this implementation will prevent a system lockup resultingfrom a slave that does not respond to the master. If the register value is set to 00h, the timer is disabled.Otherwise, Timer represents the 5 MSBs of an 8-bit counter. The counter will reset on each valid datatransfer. If the counter expires before the next TRDY# is received active, then the slave is considered tobe incapable of responding, and the master will stop the transaction with a master abort and flag anSERR# active. This would also keep the master from being retried forever by a slave device that continuesto issue retries. In these cases, the master will also stop the cycle with a master abort.Index 0Eh-3Fh Reserved Default Value = 00hIndex 40h PCI Control Function 1 Register (R/W) Default Value = 00h7 RSVD Reserved: Set to 0.6 SW Single Write Mode: GXLV as a PCI slave supports:0 = Multiple PCI write cycles1 = Single cycle write transfers on the PCI bus. The slave will perform a target disconnect with the firstdata transferred.5 SR Single Read Mode: GXLV as a PCI slave supports:0 = Multiple PCI read cycles.1 = Single cycle read transfers on the PCI bus. The slave will perform a target disconnect with the firstdata transferred.4 RXBNE Force Retry when X-Bus Buffers are Not Empty: GXLV as a PCI slave:0 = Accepts the PCI cycle with data in the PCI master write buffers. The data in the PCI master writebuffers will not be affected or corrupted. The PCI master holds request active indicating the need toaccess the PCI bus.1 = Retries cycles if the PCI master X-Bus write buffers contain buffered data.3 SWBE PCI Slave Write Buffer Enable: GXLV PCI slave write buffers: 0 = Disable; 1 = Enable.2 CLRE PCI Cache Line Read Enable: Read operations from the PCI into the GXLV processor:0 = Single cycle unless a read multiple or memory read line command is used.1 = Cause a cache line read to occur.1 XBE X-Bus Burst Enable: Enable X-Bus bursting when an external master performs PCI write/invalidatecycles. 0 = Disable; 1 = Enable.(This bit does not control read bursting; bit 2 does.)0 RSVD Reserved: Should return a value of 0.www.national.com 170 Revision 1.3
Integrated Functions (Continued)Bit Name DescriptionTable 4-44. PCI Configuration Registers (Continued)Index 41h PCI Control Function 2 Register (R/W) Default Value = 96h7 RSVD Reserved: Set to 0.6 RW_CLK Raw Clock: A debug signal used to view internal clock operation. 0 = Disable; 1 = Enable.5 PFS PERR# forces SERR#: PCI master drives an active SERR# anytime it also drives or receives an activePERR#: 0 = Disable; 1 = Enable.4 XWB X-Bus to PCI Write Buffer: Enable GXLV processor PCI master’s X-Bus write buffers (non-locked memorycycles are buffered, I/O cycles and lock cycles are not buffered): 0 = Disable; 1 = Enable.3:2 SDB Slave Disconnect Boundary: GXLV as a PCI slave issues a disconnect with burst data when it crossesline boundary:00 = 128 bytes01 = 256 bytes10 = 512 bytes11 = 1024 bytesWorks in conjunction with bit 1.1 SDBE Slave Disconnect Boundary Enable: GXLV as a PCI slave:0 = Disconnects on boundaries set by bits [3:2].1 = Disconnects on cache line boundary which is 16 bytes.0 XWS X-Bus Wait State Enable: The PCI slave acting as a master on the X-Bus will insert wait states on writecycles for data setup time. 0 = Disable; 1 = Enable.Geode GXLV Processor SeriesIndex 42h Reserved Default Value = 00hIndex 43h PCI Arbitration Control 1 Register (R/W) Default Value = 80h7 BG Bus Grant:0 = Grants bus regardless of X-Bus buffers.1 = Grants bus only if X-Bus buffers are empty.6 RSVD Reserved: Set to 1.5 RME2 REQ2# Retry Mask Enable: Arbiter allows the REQ2# to be masked based on the master retry mask inbits [2:1]: 0 = Disable; 1 = Enable.4 RME1 REQ1# Retry Mask Enable: Arbiter allows the REQ1# to be masked based on the master retry mask inbits [2:1]: 0 = Disable; 1 = Enable.3 RME0 REQ0# Retry Mask Enable: Arbiter allows the REQ0# to be masked based on the master retry mask inbits [2:1]: 0 = Disable; 1 = Enable.2:1 MRM Master Retry Mask: When a target issues a retry to a master, the arbiter can mask the request from theretried master in order to allow other lower order masters to gain access to the PCI bus:00 = No retry mask01 = Mask for 16 PCI clocks10 = Mask for 32 PCI clocks11 = Mask for 64 PCI clocks0 HXR Hold X-bus on Retries: Arbiter holds the X-Bus X_HOLD for two additional clocks to see if the retriedmaster will request the bus again: 0 = Disable; 1 = Enable(This may prevent retry thrashing in some cases.)Revision 1.3 171 www.national.com
Page 4 and 5:
Geode GXLV Processor SeriesTable of
Page 6 and 7:
Page 8:
Page 12 and 13:
Geode GXLV Processor SeriesArchitec
Page 15 and 16:
Architecture Overview (Continued)Ge
Page 17 and 18:
Architecture Overview (Continued)SD
Page 19 and 20:
2.0 Signal DefinitionsThis section
Page 21 and 22:
Signal Definitions (Continued)Index
Page 23 and 24:
Signal Definitions (Continued)PinNo
Page 25 and 26:
Signal Definitions (Continued)Table
Page 27 and 28:
Signal Definitions (Continued)PinNo
Page 29 and 30:
Signal Definitions (Continued)Table
Page 31 and 32:
Signal Definitions (Continued)2.2 S
Page 33 and 34:
Signal Definitions (Continued)2.2.2
Page 35 and 36:
Page 37 and 38:
Page 39 and 40:
Page 41 and 42:
3.0 Processor ProgrammingThis secti
Page 43 and 44:
Processor Programming (Continued)3.
Page 45 and 46:
Page 47 and 48:
Page 49 and 50:
Processor Programming (Continued)Bi
Page 51 and 52:
Processor Programming (Continued)Ta
Page 53 and 54:
Page 55 and 56:
Page 57 and 58:
Page 59 and 60:
Page 61 and 62:
Processor Programming (Continued)Th
Page 63 and 64:
Page 65 and 66:
Processor Programming (Continued)Ad
Page 67 and 68:
Page 69 and 70:
Processor Programming (Continued)Se
Page 71 and 72:
Page 73 and 74:
Processor Programming (Continued)TY
Page 75 and 76:
Processor Programming (Continued)Ta
Page 77 and 78:
Page 79 and 80:
Page 81 and 82:
Page 83 and 84:
Page 85 and 86:
Page 87 and 88:
Page 89 and 90:
Processor Programming (Continued)Wh
Page 91 and 92:
Page 93 and 94:
Page 95 and 96:
Page 97 and 98:
Integrated Functions (Continued)4.1
Page 99 and 100:
Page 101 and 102:
Integrated Functions (Continued)Mne
Page 103 and 104:
Page 105 and 106:
Integrated Functions (Continued)Bit
Page 107 and 108:
Page 109 and 110:
Page 111 and 112:
Integrated Functions (Continued)ACT
Page 113 and 114:
Page 115 and 116:
Page 117 and 118:
Page 119 and 120: Integrated Functions (Continued)Tab
Page 121 and 122: Integrated Functions (Continued)SDR
Page 123 and 124: Integrated Functions (Continued)4.3
Page 131 and 132: Integrated Functions (Continued)Bit
Page 137 and 138: Integrated Functions (Continued).Re
Page 139 and 140: Integrated Functions (Continued)640
Page 143 and 144: Integrated Functions (Continued)GX_
Page 145 and 146: Integrated Functions (Continued)11:
Page 149 and 150: Integrated Functions (Continued)9:0
Page 169: Integrated Functions (Continued)Bit
Page 177 and 178: Power Management (Continued)CPU Sus
Page 179 and 180: Power Management (Continued)5.2.2 I
Page 181 and 182: Power Management (Continued)5.3 POW
Page 183 and 184: Power Management (Continued)Table 5
Page 185 and 186: Electrical Specifications (Continue
Page 207 and 208: 7.0 Instruction SetThis section sum
Page 209 and 210: Instruction Set (Continued)7.1.2.3
Page 217 and 218: Instruction Set (Continued)Table 7-
Page 219 and 220: Instruction Set (Continued)Instruct
Page 221 and 222:
Instruction Set (Continued)JMP Unco
Page 223 and 224:
Instruction Set (Continued)Instruct
Page 225 and 226:
Page 227 and 228:
Page 229 and 230:
Instruction Set (Continued)Table 7-
Page 231 and 232:
Page 233 and 234:
Instruction Set (Continued)7.5 MMX
Page 235 and 236:
Instruction Set (Continued)PCMPEQB
Page 237 and 238:
Instruction Set (Continued)PUNPCKHW
Page 239 and 240:
Page 241 and 242:
Package Specifications (Continued)C
Page 243 and 244:
Package Specifications (Continued)8
Page 245 and 246:
Package Specifications (Continued)S
Page 247:
Geode GXLV Processor Series Low Pow
show all

Geode GXLV Processor Series Low Power Integrated x86 Solutions

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?