Geode GXLV Processor Series Low Power Integrated x86 Solutions

More documents

Recommendations

Info

Geode GXLV Processor SeriesSignal Definitions (Continued)2.2.2 PCI Interface Signals (Continued)Signal NameBGAPin No.GNT[2:0]# E1,F2,D1SPGAPin No Type DescriptionH2,K4,F2OGrant LinesGNT# indicates to the requesting master that it has been grantedaccess to the bus. Each master has its own GNT# line. GNT#can be pulled away at any time a higher REQ# is received or ifthe master does not begin a cycle within a minimum period oftime (16 SYSCLKs).2.2.3 Memory Controller Interface SignalsSignal NameBGAPin No.SPGAPin No. Type DescriptionMD[63:0]RefertoTable 2-3RefertoTable 2-5I/OMemory Data BusThe data bus lines driven to/from system memory.MA[12:0]RefertoTable 2-3RefertoTable 2-5OMemory Address BusThe multiplexed row/column address lines driven to the systemmemory.Supports 256 MB SDRAM.BA[1:0]AD26,AD25AJ33,AK36OBank Address BitsThese bits are used to select the component bank within theSDRAM.CS[3:0]#AE23,V25,AD23,V26AK32,Z34,AN33,AA35OChip SelectsThe chip selects are used to select the module bank within thesystem memory. Each chip select corresponds to a specific modulebank.If CS# is high, the bank(s) do not respond to RAS#, CAS#, WE#until the bank is selected again.RASA#,RASB#W24,W25AB36,AB34ORow Address StrobeRAS#, CAS#, WE# and CKE are encoded to support the differentSDRAM commands. RASA# is used with CS[1:0]#. RASB#is used with CS[3:2]#.CASA#,CASB#P25, R26 W37,X36OColumn Address StrobeRAS#, CAS#, WE# and CKE are encoded to support the differentSDRAM commands. CASA# is used with CS[1:0]#. CASB#is used with CS[3:2]#.WEA#,WEB#R25, R24 W33,W35OWrite EnableRAS#, CAS#, WE# and CKE are encoded to support the differentSDRAM commands. WEA# is used with CS[1:0]#. WEB# isused with CS[3:2]#.CKEA,CKEBAF24,AD16AL33,AN23OClock EnableFor normal operation, CKE is held high. CKE goes low duringSUSPEND. CKEA is used with CS[1:0]#. CKEB is used withCS[3:2]#.www.national.com 36 Revision 1.3
Signal Definitions (Continued)2.2.3 Memory Controller Interface Signals (Continued)Signal NameDQM[7:0]SDCLK[3:0]BGAPin No.RefertoTable 2-3AE4,AF5,AE5,AF4SPGAPin No. Type DescriptionRefertoTable 2-5AM8,AK10,AL7,AK8OOData Mask Control BitsDuring memory read cycles, these outputs control whether theSDRAM output buffers are driven on the MD bus or not. All DQMsignals are asserted during read cycles.During memory write cycles, these outputs control whether ornotMDdatawillbewrittenintotheSDRAM.DQM[0] is associated with MD[7:0].DQM[7] is associated with MD[63:56].SDRAM ClocksThe SDRAM devices sample all the control, address, and databased on these clocks.SDCLK_IN AE8 AK12 I SDRAM Clock InputThe GXLV processor samples the memory read data on thisclock. Works in conjunction with the SDCLK_OUT signal.SDCLK_OUT AF8 AL13 O SDRAM Clock OutputThis output is routed back to SDCLK_IN. The board designershould vary the length of the board trace to control skewbetween SDCLK_IN and SDCLK.Geode GXLV Processor Series2.2.4 Video Interface SignalsSignal NameBGAPin NoSPGAPin No Type DescriptionPCLK AC1 AJ1 O Pixel Port ClockPCLK is the pixel dot clock output. It clocks the pixel data fromthe GXLV processor to the CS5530.VID_CLK P1 V4 O Video ClockVID_CLK is the video port clock to the CS5530.DCLK AB1 AD4 I Dot ClockThe DCLK input is driven from the CS5530 and is the pixel dotclock. In some cases this clock can be a 2x multiple of PCLKCRT_HSYNC W2 AD2 O CRT Horizontal SyncCRT Horizontal Sync establishes the line rate and horizontalretrace interval for an attached CRT. The polarity is programmable.See DC-Timing_CFG Register in Table 4-29 on page 146 forprogramming information.CRT_VSYNC AA3 AH2 O CRT Vertical SyncCRT Vertical Sync establishes the screen refresh rate and verticalretrace interval for an attached CRT. The polarity is programmable.See DC-Timing_CFG Register in Table 4-29 on page 147for programming information.Revision 1.3 37 www.national.com
Page 4 and 5: Geode GXLV Processor SeriesTable of
Page 6 and 7: Geode GXLV Processor SeriesTable of
Page 8: Geode GXLV Processor SeriesTable of
Page 12 and 13: Geode GXLV Processor SeriesArchitec
Page 15 and 16: Architecture Overview (Continued)Ge
Page 17 and 18: Architecture Overview (Continued)SD
Page 19 and 20: 2.0 Signal DefinitionsThis section
Page 21 and 22: Signal Definitions (Continued)Index
Page 23 and 24: Signal Definitions (Continued)PinNo
Page 25 and 26: Signal Definitions (Continued)Table
Page 27 and 28: Signal Definitions (Continued)PinNo
Page 29 and 30: Signal Definitions (Continued)Table
Page 31 and 32: Signal Definitions (Continued)2.2 S
Page 33 and 34: Signal Definitions (Continued)2.2.2
Page 35: Signal Definitions (Continued)2.2.2
Page 39 and 40: Signal Definitions (Continued)2.2.5
Page 41 and 42: 3.0 Processor ProgrammingThis secti
Page 43 and 44: Processor Programming (Continued)3.
Page 49 and 50: Processor Programming (Continued)Bi
Page 51 and 52: Processor Programming (Continued)Ta
Page 53 and 54: Processor Programming (Continued)Bi
Page 61 and 62: Processor Programming (Continued)Th
Page 65 and 66: Processor Programming (Continued)Ad
Page 69 and 70: Processor Programming (Continued)Se
Page 73 and 74: Processor Programming (Continued)TY
Page 75 and 76: Processor Programming (Continued)Ta
Page 87 and 88:
Processor Programming (Continued)3.
Page 89 and 90:
Processor Programming (Continued)Wh
Page 91 and 92:
Page 93 and 94:
Page 95 and 96:
Processor Programming (Continued)Bi
Page 97 and 98:
Integrated Functions (Continued)4.1
Page 99 and 100:
Page 101 and 102:
Integrated Functions (Continued)Mne
Page 103 and 104:
Page 105 and 106:
Integrated Functions (Continued)Bit
Page 107 and 108:
Page 109 and 110:
Page 111 and 112:
Integrated Functions (Continued)ACT
Page 113 and 114:
Page 115 and 116:
Page 117 and 118:
Page 119 and 120:
Integrated Functions (Continued)Tab
Page 121 and 122:
Integrated Functions (Continued)SDR
Page 123 and 124:
Page 125 and 126:
Page 127 and 128:
Page 129 and 130:
Page 131 and 132:
Page 133 and 134:
Page 135 and 136:
Page 137 and 138:
Integrated Functions (Continued).Re
Page 139 and 140:
Integrated Functions (Continued)640
Page 141 and 142:
Page 143 and 144:
Integrated Functions (Continued)GX_
Page 145 and 146:
Integrated Functions (Continued)11:
Page 147 and 148:
Page 149 and 150:
Integrated Functions (Continued)9:0
Page 151 and 152:
Page 153 and 154:
Page 155 and 156:
Page 157 and 158:
Page 159 and 160:
Page 161 and 162:
Page 163 and 164:
Page 165 and 166:
Page 167 and 168:
Page 169 and 170:
Page 171 and 172:
Page 173 and 174:
Page 175 and 176:
Page 177 and 178:
Power Management (Continued)CPU Sus
Page 179 and 180:
Power Management (Continued)5.2.2 I
Page 181 and 182:
Power Management (Continued)5.3 POW
Page 183 and 184:
Power Management (Continued)Table 5
Page 185 and 186:
Electrical Specifications (Continue
Page 187 and 188:
Page 189 and 190:
Page 191 and 192:
Page 193 and 194:
Page 195 and 196:
Page 197 and 198:
Page 199 and 200:
Page 201 and 202:
Page 203 and 204:
Page 205 and 206:
Page 207 and 208:
7.0 Instruction SetThis section sum
Page 209 and 210:
Instruction Set (Continued)7.1.2.3
Page 211 and 212:
Page 213 and 214:
Page 215 and 216:
Page 217 and 218:
Instruction Set (Continued)Table 7-
Page 219 and 220:
Instruction Set (Continued)Instruct
Page 221 and 222:
Instruction Set (Continued)JMP Unco
Page 223 and 224:
Page 225 and 226:
Page 227 and 228:
Page 229 and 230:
Page 231 and 232:
Page 233 and 234:
Instruction Set (Continued)7.5 MMX
Page 235 and 236:
Instruction Set (Continued)PCMPEQB
Page 237 and 238:
Instruction Set (Continued)PUNPCKHW
Page 239 and 240:
Page 241 and 242:
Package Specifications (Continued)C
Page 243 and 244:
Package Specifications (Continued)8
Page 245 and 246:
Package Specifications (Continued)S
Page 247:
Geode GXLV Processor Series Low Pow
show all

Geode GXLV Processor Series Low Power Integrated x86 Solutions

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?