Geode GXLV Processor Series Low Power Integrated x86 Solutions

More documents

Recommendations

Info

Geode GXLV Processor SeriesProcessor Programming (Continued)3.4.2 Memory Address SpaceThe processor directly addresses up to 4 GB of physicalmemory even though the memory controller addressesonly 256 MB of DRAM. Memory address space isaccessed as BYTES, WORDS (16 bits) or DWORDs (32bits). WORDS and DWORDs are stored in consecutivememory bytes with the low-order byte located in the lowestaddress. The physical address of a WORD or DWORDis the byte address of the low-order byte.The processor allows memory to be addressed using ninedifferent addressing modes. These addressing modes areused to calculate an offset address, often referred to as aneffective address. Depending on the operating mode ofthe CPU, the offset is then combined, using memory managementmechanisms, into a physical address that isapplied to the physical memory devices.Memory management mechanisms consist of segmentationand paging. Segmentation allows each program touse several independent, protected address spaces. Pagingtranslates a logical address into a physical addressusing translation lookup tables. Virtual memory is oftenimplemented using paging. Either or both of these mechanismscan be used for management of the GXLV processormemory address space.3.5 OFFSET, SEGMENT, AND PAGINGMECHANISMSThe mapping of address space into a sequence of memorylocations (often cached) is performed by the offset,segment, and paging mechanisms.In general, the offset, segment and paging mechanismswork in tandem as shown below:instruction offset offset mechanism offset addressoffset address segment mechanism linear addresslinear address paging mechanism physical page.As will be explained, the actual operations depend on severalfactors such as the current operating mode and ifpaging is enabled.Note:The paging mechanism uses part of the linearaddress as an offset on the physical page.3.5.1 Offset MechanismIn all operating modes, the offset mechanism computesan offset (effective) address by adding together up tothree values: a base, an index and a displacement. Thebase, if present, is the value in one of eight general registersat the time of the execution of the instruction. Theindex, like the base, is a value that is contained in one ofthe general registers (except the ESP register) when theinstruction is executed. The index differs from the base inthat the index is first multiplied by a scale factor of 1, 2, 4or 8 before the summation is made. The third componentadded to the memory address calculation is the displacementthat is a value supplied as part of the instruction.Figure 3-3 illustrates the calculation of the offset address.Nine valid combinations of the base, index, scale factorand displacement can be used with the CPU instructionset. These combinations are listed in Table 3-19. Thebase and index both refer to contents of a register as indicatedby [Base] and [Index].In real mode operation, the CPU only addresses the lowest1 MB of memory and the offset contains 16-bits. Inprotected mode the offset contains 32 bits. Initializationand transition to protected mode is described in Section3.9.4 “Initialization and Transition to Protected Mode” onpage 93.BaseIndexScalingx1, x2, x4, x8+DisplacementOffset Address(Effective Address)Figure 3-3. Offset Address Calculationwww.national.com 64 Revision 1.3
Processor Programming (Continued)Addressing Mode Base IndexTable 3-19. Memory Addressing ModesScaleFactor(SF)Displacement(DP)Offset Address (OA)CalculationDirect x OA = DPRegister Indirect x OA = [BASE]Based x x OA = [BASE] + DPIndex x x OA = [INDEX] + DPScaled Index x x x OA = ([INDEX] * SF) + DPBased Index x x OA = [BASE] + [INDEX]Based Scaled Index x x x OA = [BASE] + ([INDEX] * SF)Based Index withx x x OA = [BASE] + [INDEX] + DPDisplacementBased Scaled Index withDisplacementx x x x OA = [BASE] + ([INDEX] * SF) + DPGeode GXLV Processor SeriesRevision 1.3 65 www.national.com
Page 4 and 5:
Geode GXLV Processor SeriesTable of
Page 6 and 7:
Page 8:
Page 12 and 13:
Geode GXLV Processor SeriesArchitec
Page 15 and 16: Architecture Overview (Continued)Ge
Page 17 and 18: Architecture Overview (Continued)SD
Page 19 and 20: 2.0 Signal DefinitionsThis section
Page 21 and 22: Signal Definitions (Continued)Index
Page 23 and 24: Signal Definitions (Continued)PinNo
Page 25 and 26: Signal Definitions (Continued)Table
Page 27 and 28: Signal Definitions (Continued)PinNo
Page 29 and 30: Signal Definitions (Continued)Table
Page 31 and 32: Signal Definitions (Continued)2.2 S
Page 33 and 34: Signal Definitions (Continued)2.2.2
Page 41 and 42: 3.0 Processor ProgrammingThis secti
Page 43 and 44: Processor Programming (Continued)3.
Page 49 and 50: Processor Programming (Continued)Bi
Page 51 and 52: Processor Programming (Continued)Ta
Page 61 and 62: Processor Programming (Continued)Th
Page 63: Processor Programming (Continued)3.
Page 69 and 70: Processor Programming (Continued)Se
Page 73 and 74: Processor Programming (Continued)TY
Page 75 and 76: Processor Programming (Continued)Ta
Page 89 and 90: Processor Programming (Continued)Wh
Page 97 and 98: Integrated Functions (Continued)4.1
Page 101 and 102: Integrated Functions (Continued)Mne
Page 105 and 106: Integrated Functions (Continued)Bit
Page 111 and 112: Integrated Functions (Continued)ACT
Page 113 and 114: Integrated Functions (Continued)Bit
Page 115 and 116:
Integrated Functions (Continued)Bit
Page 117 and 118:
Integrated Functions (Continued)4.3
Page 119 and 120:
Integrated Functions (Continued)Tab
Page 121 and 122:
Integrated Functions (Continued)SDR
Page 123 and 124:
Page 125 and 126:
Page 127 and 128:
Page 129 and 130:
Page 131 and 132:
Page 133 and 134:
Page 135 and 136:
Page 137 and 138:
Integrated Functions (Continued).Re
Page 139 and 140:
Integrated Functions (Continued)640
Page 141 and 142:
Page 143 and 144:
Integrated Functions (Continued)GX_
Page 145 and 146:
Integrated Functions (Continued)11:
Page 147 and 148:
Page 149 and 150:
Integrated Functions (Continued)9:0
Page 151 and 152:
Page 153 and 154:
Page 155 and 156:
Page 157 and 158:
Page 159 and 160:
Page 161 and 162:
Page 163 and 164:
Page 165 and 166:
Page 167 and 168:
Page 169 and 170:
Page 171 and 172:
Page 173 and 174:
Page 175 and 176:
Page 177 and 178:
Power Management (Continued)CPU Sus
Page 179 and 180:
Power Management (Continued)5.2.2 I
Page 181 and 182:
Power Management (Continued)5.3 POW
Page 183 and 184:
Power Management (Continued)Table 5
Page 185 and 186:
Electrical Specifications (Continue
Page 187 and 188:
Page 189 and 190:
Page 191 and 192:
Page 193 and 194:
Page 195 and 196:
Page 197 and 198:
Page 199 and 200:
Page 201 and 202:
Page 203 and 204:
Page 205 and 206:
Page 207 and 208:
7.0 Instruction SetThis section sum
Page 209 and 210:
Instruction Set (Continued)7.1.2.3
Page 211 and 212:
Page 213 and 214:
Page 215 and 216:
Page 217 and 218:
Instruction Set (Continued)Table 7-
Page 219 and 220:
Instruction Set (Continued)Instruct
Page 221 and 222:
Instruction Set (Continued)JMP Unco
Page 223 and 224:
Page 225 and 226:
Page 227 and 228:
Page 229 and 230:
Page 231 and 232:
Page 233 and 234:
Instruction Set (Continued)7.5 MMX
Page 235 and 236:
Instruction Set (Continued)PCMPEQB
Page 237 and 238:
Instruction Set (Continued)PUNPCKHW
Page 239 and 240:
Page 241 and 242:
Package Specifications (Continued)C
Page 243 and 244:
Package Specifications (Continued)8
Page 245 and 246:
Package Specifications (Continued)S
Page 247:
Geode GXLV Processor Series Low Pow
show all

Geode GXLV Processor Series Low Power Integrated x86 Solutions

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?