Geode GXLV Processor Series Low Power Integrated x86 Solutions

More documents

Recommendations

Info

Geode GXLV Processor SeriesProcessor Programming (Continued)Single-step operation is enabled by setting the TF bit (bit8) in the EFLAGS register. When the TF is set, the CPUgenerates a debug exception (vector 1) after the executionof every instruction. Data breakpoints also generate adebug exception and are specified by loading the debugregisters (DR0-DR3, see Table 3-12 on page 55) with theappropriate values.A Fault exception is reported before completion of theinstruction that generated the exception. By reporting thefault before instruction completion, the CPU is left in astate that allows the instruction to be restarted and theeffects of the faulting instruction to be nullified. Faultexceptions include divide-by-zero errors, invalid opcodes,page faults and coprocessor errors. Debug exceptions(vector 1) are also handled as faults (except for databreakpoints and single-step operations). After executionof the fault service routine, the instruction pointer points tothe instruction that caused the fault.An Abort exception isatypeoffaultexceptionthatissevere enough that the CPU cannot restart the program atthe faulting instruction. The double fault (vector 8) is theonly abort exception that occurs on the CPU.3.6.3 Interrupt VectorsWhen the CPU services an interrupt or exception, the currentprogram’s instruction pointer and flags are pushedonto the stack to allow resumption of execution of theinterrupted program. In protected mode, the processoralso saves an error code for some exceptions. Programcontrol is then transferred to the interrupt handler (alsocalled the interrupt service routine). Upon execution of anIRET at the end of the service routine, program executionresumes at the instruction pointer address saved on thestack when the interrupt was serviced.3.6.3.1 Interrupt Vector AssignmentsEach interrupt (except SMI#) and exception are assignedone of 256 interrupt vector numbers as shown in Table 3-29. The first 32 interrupt vector assignments are definedor reserved. INT instructions acting as software interruptsmay use any of interrupt vectors, 0 through 255.The non-maskable hardware interrupt (NMI) is assignedvector 2. Illegal opcodes including faulty FPU instructionswill cause an illegal opcode exception, interrupt vector 6.NMI interrupts are enabled by setting bit 2 of the CCR7register(IndexEBh[2]=1,seeTable3-11onpage52forregister format).In response to a maskable hardware interrupt (INTR), theCPU issues interrupt acknowledge bus cycles used to readthe vector number from external hardware. These vectorsshould be in the range 32 to 255 as vectors 0 to 31 are predefined.3.6.3.2 Interrupt Descriptor TableThe interrupt vector number is used by the CPU to locatean entry in the interrupt descriptor table (IDT). In realmode, each IDT entry consists of a 4-byte far pointer tothe beginning of the corresponding interrupt service routine.In protected mode, each IDT entry is an 8-bytedescriptor. The Interrupt Descriptor Table Register (IDTR)specifies the beginning address and limit of the IDT. FollowingRESET, the IDTR contains a base address of00000000h with a limit of 3FFh.The IDT can be located anywhere in physical memory asdetermined by the IDTR register. The IDT may contain differenttypes of descriptors: interrupt gates, trap gates andtask gates. Interrupt gates are used primarily to enter ahardware interrupt handler. Trap gates are generally usedto enter an exception handler or software interrupt handler.If an interrupt gate is used, the Interrupt Enable Flag(IF) in the EFLAGS register is cleared before the interrupthandler is entered. Task gates are used to make the transitionto a new task.Table 3-29. Interrupt Vector AssignmentsInterruptVectorFunctionExceptionType0 Divide error Fault1 Debug exception Trap/Fault*2 NMI interrupt ---3 Breakpoint Trap4 Interrupt on overflow Trap5 BOUND range exceeded Fault6 Invalid opcode Fault7 Device not available Fault8 Double fault Abort9 Reserved ---10 Invalid TSS Fault11 Segment not present Fault12 Stack fault Fault13 General protection fault Trap/Fault14 Page fault Fault15 Reserved ---16 FPU error Fault17 Alignment check exception Fault18:31 Reserved ---32:55 Maskable hardware interrupts Trap0:255 Programmed interrupt TrapNote: *Data breakpoints and single steps are traps. All otherdebug exceptions are faults.www.national.com 80 Revision 1.3
Processor Programming (Continued)3.6.4 Interrupt and Exception PrioritiesAs the CPU executes instructions, it follows a consistentpolicy for prioritizing exceptions and hardware interrupts.The priorities for competing interrupts and exceptions arelisted in Table 3-30. SMM interrupts always take precedence.Debug traps for the previous instruction and nextinstructions are handled as the next priority. When NMIand maskable INTR interrupts are both detected at thesame instruction boundary, the GXLV processor servicesthe NMI interrupt first.The CPU checks for exceptions in parallel with instructiondecoding and execution. Several exceptions can resultfrom a single instruction. However, only one exception isgenerated upon each attempt to execute the instruction.Each exception service routine should make the appropriatecorrections to the instruction and then restart theinstruction. In this way, exceptions can be serviced untilthe instruction executes properly.The CPU supports instruction restart after all faults,except when an instruction causes a task switch to a taskwhose Task State Segment (TSS) is partially not present.A TSS can be partially not present if the TSS is not pagealigned and one of the pages where the TSS resides isnot currently in memory.Geode GXLV Processor SeriesTable 3-30. Interrupt and Exception PrioritiesPriority Description Notes0 Reset. Caused by the assertion of RESET.1 SMM hardware interrupt. SMM interrupts are caused by SMI# asserted and always havehighest priority.2 Debug traps and faults from previous instruction. Includes single-step trap and data breakpoints specified in thedebug registers.3 Debug traps for next instruction. Includes instruction execution breakpoints specified in the debugregisters.4 Non-maskable hardware interrupt. Caused by NMI asserted.5 Maskable hardware interrupt. Caused by INTR asserted and IF = 1.6 Faults resulting from fetching the next instruction. Includes segment not present, general protection fault and pagefault.7 Faults resulting from instruction decoding. Includes illegal opcode, instruction too long, or privilege violation.8 WAIT instruction and TS = 1 and MP = 1. Device not available exception generated.9 ESC instruction and EM = 1 or TS = 1. Device not available exception generated.10 Floating point error exception. Caused by unmasked floating point exception with NE = 1.11 Segmentation faults (for each memory referencerequired by the instruction) that prevent transferringthe entire memory operand.12 Page Faults that prevent transferring the entirememory operand.13 Alignment check fault.Includes segment not present, stack fault, and general protectionfault.Revision 1.3 81 www.national.com
Page 4 and 5:
Geode GXLV Processor SeriesTable of
Page 6 and 7:
Page 8:
Page 12 and 13:
Geode GXLV Processor SeriesArchitec
Page 15 and 16:
Architecture Overview (Continued)Ge
Page 17 and 18:
Architecture Overview (Continued)SD
Page 19 and 20:
2.0 Signal DefinitionsThis section
Page 21 and 22:
Signal Definitions (Continued)Index
Page 23 and 24:
Signal Definitions (Continued)PinNo
Page 25 and 26:
Signal Definitions (Continued)Table
Page 27 and 28:
Signal Definitions (Continued)PinNo
Page 29 and 30: Signal Definitions (Continued)Table
Page 31 and 32: Signal Definitions (Continued)2.2 S
Page 33 and 34: Signal Definitions (Continued)2.2.2
Page 41 and 42: 3.0 Processor ProgrammingThis secti
Page 43 and 44: Processor Programming (Continued)3.
Page 49 and 50: Processor Programming (Continued)Bi
Page 51 and 52: Processor Programming (Continued)Ta
Page 61 and 62: Processor Programming (Continued)Th
Page 65 and 66: Processor Programming (Continued)Ad
Page 69 and 70: Processor Programming (Continued)Se
Page 73 and 74: Processor Programming (Continued)TY
Page 75 and 76: Processor Programming (Continued)Ta
Page 79: Processor Programming (Continued)3.
Page 89 and 90: Processor Programming (Continued)Wh
Page 97 and 98: Integrated Functions (Continued)4.1
Page 101 and 102: Integrated Functions (Continued)Mne
Page 105 and 106: Integrated Functions (Continued)Bit
Page 111 and 112: Integrated Functions (Continued)ACT
Page 119 and 120: Integrated Functions (Continued)Tab
Page 121 and 122: Integrated Functions (Continued)SDR
Page 131 and 132:
Integrated Functions (Continued)Bit
Page 133 and 134:
Page 135 and 136:
Integrated Functions (Continued)4.5
Page 137 and 138:
Integrated Functions (Continued).Re
Page 139 and 140:
Integrated Functions (Continued)640
Page 141 and 142:
Page 143 and 144:
Integrated Functions (Continued)GX_
Page 145 and 146:
Integrated Functions (Continued)11:
Page 147 and 148:
Integrated Functions (Continued)Tab
Page 149 and 150:
Integrated Functions (Continued)9:0
Page 151 and 152:
Page 153 and 154:
Page 155 and 156:
Page 157 and 158:
Page 159 and 160:
Page 161 and 162:
Page 163 and 164:
Integrated Functions (Continued)Tab
Page 165 and 166:
Page 167 and 168:
Page 169 and 170:
Page 171 and 172:
Page 173 and 174:
Page 175 and 176:
Page 177 and 178:
Power Management (Continued)CPU Sus
Page 179 and 180:
Power Management (Continued)5.2.2 I
Page 181 and 182:
Power Management (Continued)5.3 POW
Page 183 and 184:
Power Management (Continued)Table 5
Page 185 and 186:
Electrical Specifications (Continue
Page 187 and 188:
Page 189 and 190:
Page 191 and 192:
Page 193 and 194:
Page 195 and 196:
Page 197 and 198:
Page 199 and 200:
Page 201 and 202:
Page 203 and 204:
Page 205 and 206:
Page 207 and 208:
7.0 Instruction SetThis section sum
Page 209 and 210:
Instruction Set (Continued)7.1.2.3
Page 211 and 212:
Page 213 and 214:
Page 215 and 216:
Page 217 and 218:
Instruction Set (Continued)Table 7-
Page 219 and 220:
Instruction Set (Continued)Instruct
Page 221 and 222:
Instruction Set (Continued)JMP Unco
Page 223 and 224:
Page 225 and 226:
Page 227 and 228:
Page 229 and 230:
Page 231 and 232:
Page 233 and 234:
Instruction Set (Continued)7.5 MMX
Page 235 and 236:
Instruction Set (Continued)PCMPEQB
Page 237 and 238:
Instruction Set (Continued)PUNPCKHW
Page 239 and 240:
Page 241 and 242:
Package Specifications (Continued)C
Page 243 and 244:
Package Specifications (Continued)8
Page 245 and 246:
Package Specifications (Continued)S
Page 247:
Geode GXLV Processor Series Low Pow
show all

Geode GXLV Processor Series Low Power Integrated x86 Solutions

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?